1991, Proceedings. International Test Conference最新文献

筛选
英文 中文
INTEGRATING CROSSCHECK TECHNOLOGY INTO THE RAYTHEON TEST ENVIRONMENT 将交叉检查技术集成到雷神测试环境中
1991, Proceedings. International Test Conference Pub Date : 1991-10-26 DOI: 10.1109/TEST.1991.519714
Stephen M. Lorusso, P. N. Bompastore, M.T. Fertsch
{"title":"INTEGRATING CROSSCHECK TECHNOLOGY INTO THE RAYTHEON TEST ENVIRONMENT","authors":"Stephen M. Lorusso, P. N. Bompastore, M.T. Fertsch","doi":"10.1109/TEST.1991.519714","DOIUrl":"https://doi.org/10.1109/TEST.1991.519714","url":null,"abstract":"This paper presents our findings on inserting the CrossCheckl test technology into Raytheon's CMOS, sub-micron, sea-of-gates COMPTest gate-array product family. Crosscheck's proprietary technology coupied with our integrated CAD software environment provided extremely high test coverage accommodating complex fault models. Our evaluation of scan versus Crosscheck demonstrated that Crosscheck is a superior testmethodology. Fewer constraints were imposed on the design, a substantial reduction in tester vectors resulted, and high stuck-at NO fault coverage (>99%) was attained with relative ease. Introduction Integrated circuit complexities have risen at an exponential rate over the past decade. System requirements such as tight area constraints and substantial inter-chip signal propagation delays necessitate that more functionality be resident on a single integrated circuit. Large designs which were once 2-5 thousand gates in size are now over 100 thousand gates in size. Some projections indicate the number of gates per chip will approach 2 million by 1995. The performance requirements of integrated circuits have also been rapidly accelerating. ASIC designers today are presented with challenging projects which require the development of high speed (>50 MHz), high density ASICs in an ever shrinking design cycle window. The testability of these large, high performance circuits has become an increasing industry concern. The cost of testing these devices has become a major obstacle to their widespread use. Several surveys have been conducted to assess these cost factors. [l-41 Figure 1 illustrates a defect curve for integrated circuits. The defect level is defined as the percentage of devices which pass testing but actually contain physical defects. Crosscheck is a trademark of Crosscheck Technology, Inc. This parameter is a function of fault coverage and yield. As the graph shows, to keep the defect percentage below 0.1 percent it is necessary to achieve fault coverages in excess of 99%. With simple ad hoc fault detection techniques this has proven to be an extremely difficult achievement. As a result, structured design techniques, such as scan, have emerged in an attempt to facilitate the generation of tests which produce high fault coverage.","PeriodicalId":272630,"journal":{"name":"1991, Proceedings. International Test Conference","volume":"177 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1991-10-26","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"115905879","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 2
A test generation method for sequential circuits based on maximum utilization of internal states 基于内部状态最大利用率的顺序电路测试生成方法
1991, Proceedings. International Test Conference Pub Date : 1991-10-26 DOI: 10.1109/TEST.1991.519496
Toshinobu Ono, Masaaki Yoshida
{"title":"A test generation method for sequential circuits based on maximum utilization of internal states","authors":"Toshinobu Ono, Masaaki Yoshida","doi":"10.1109/TEST.1991.519496","DOIUrl":"https://doi.org/10.1109/TEST.1991.519496","url":null,"abstract":"This paper presents a novel deterministic test pattern generation method for sequential circuits. The proposed method has several advantages over conventional methods, particularly in its maximum utilization of internal states. Such utilization permits shorter computational time, reduced test pattern length and fewer timing problems. In this method, the type of fault targeted for the next pattern generation is that which, on the basis of the current internal state of the circuit, is determined to be the easiest type to detect, and during pattern generation, the only value transitions traced are those which are necessary for a particular fault's detection. Experimental results show the proposed method to be efficient.","PeriodicalId":272630,"journal":{"name":"1991, Proceedings. International Test Conference","volume":"47 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1991-10-26","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"121890301","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 7
Hierarchical Test Program Development for Scan Testable Circuits 扫描可测电路的分层测试程序开发
1991, Proceedings. International Test Conference Pub Date : 1991-10-26 DOI: 10.1109/TEST.1991.519697
J. Leenstra, L. Spaanenburg
{"title":"Hierarchical Test Program Development for Scan Testable Circuits","authors":"J. Leenstra, L. Spaanenburg","doi":"10.1109/TEST.1991.519697","DOIUrl":"https://doi.org/10.1109/TEST.1991.519697","url":null,"abstract":"In this paper a novel hierarchical test program development approach is presented for scan testable circuits. We will show how the test program for scan designs can be developed incrementally, in-line with the hierarchical construction ofthesystem netlist, by differentiating between interior and exlerior tests for each model. Furthermore, it will be shown that byintroducing test assembly, such an hierarchical test program development approach is also applicable when nwcros requiring dedicated test procedures are in use. Therefore itprovides an attractive enhancement of the Macro Testing technique.","PeriodicalId":272630,"journal":{"name":"1991, Proceedings. International Test Conference","volume":"76 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1991-10-26","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"124932005","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 4
The Best Flip-Flops to Scan 最好的人字拖扫描
1991, Proceedings. International Test Conference Pub Date : 1991-10-26 DOI: 10.1109/TEST.1991.519507
M. Abramovici, J. J. Kulikowski, R. Roy
{"title":"The Best Flip-Flops to Scan","authors":"M. Abramovici, J. J. Kulikowski, R. Roy","doi":"10.1109/TEST.1991.519507","DOIUrl":"https://doi.org/10.1109/TEST.1991.519507","url":null,"abstract":"The full-scan and the nonscan versions of a circuit This paper presents a new algorithm for selecting the best flip-flops to scan for achieving maximum fault coverage in a partial-scan circuit. The algorithm, called PASCAL (PArtial Scan AnaLysis), ranks the flip-flops based on their contribution to the fault coverage. The results of PASCAL provide a global view of the entire partial-scan design spectrum (from no scan to full scan), and allow the designer to estimate the fault coverage achievable with any number of scanned flip-flops and to select the minimal subset of flip-flops to scan for obtaining a desired fault coverage. The number of scanned flip-flops can be reduced by taking into account faults detected by functional tests.","PeriodicalId":272630,"journal":{"name":"1991, Proceedings. International Test Conference","volume":"27 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1991-10-26","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"129459967","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 79
IMPROVING THE QUALITY OF TEST EDUCATION 提高应试教育质量
1991, Proceedings. International Test Conference Pub Date : 1991-10-26 DOI: 10.1109/TEST.1991.519793
Wojciech Maly
{"title":"IMPROVING THE QUALITY OF TEST EDUCATION","authors":"Wojciech Maly","doi":"10.1109/TEST.1991.519793","DOIUrl":"https://doi.org/10.1109/TEST.1991.519793","url":null,"abstract":"Summary Testing has always been an inherent calmponent of electronics. Therefore it should be viewed as a very successfully evolving field deserving a sizable portion of the credit usually given to design and manufacturing for the spectacular progress of the entire electronics area. Why, then, is it necessary to question and analyze the quality of testing education? Is testing really suffering because inadequate attention has been paid by the academic institution to testing related engineering ancl theoretical problems? The answer for the above question seems to be \"yes.\" But the primary reason for this situation should not be attributed to academia alone. Industry also seems to be responsible for the inadequate production of high quality researchers and engineers who can effectively cope with complicated testing issues of modern electronic systems. The essence of the above problem is in the compartmentalization of the testing field, which, while convenient from administration point of view, promotes an inefficiency in communication between the various parties forming the testing community. These communication bottlenecks have led to the formation of contradicting views of the testing field.","PeriodicalId":272630,"journal":{"name":"1991, Proceedings. International Test Conference","volume":"54 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1991-10-26","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"124513358","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 5
IS BURN-IN BURNED OUT? 倦怠倦怠已经耗尽了吗?
1991, Proceedings. International Test Conference Pub Date : 1991-10-26 DOI: 10.1109/TEST.1991.519789
N. E. Donlin
{"title":"IS BURN-IN BURNED OUT?","authors":"N. E. Donlin","doi":"10.1109/TEST.1991.519789","DOIUrl":"https://doi.org/10.1109/TEST.1991.519789","url":null,"abstract":"","PeriodicalId":272630,"journal":{"name":"1991, Proceedings. International Test Conference","volume":"8 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1991-10-26","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"126414752","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 2
Distributed Layout Verification Using Sequential Software and Standard Hardware 基于顺序软件和标准硬件的分布式布局验证
1991, Proceedings. International Test Conference Pub Date : 1991-10-26 DOI: 10.1109/TEST.1991.519768
Y. Shiran
{"title":"Distributed Layout Verification Using Sequential Software and Standard Hardware","authors":"Y. Shiran","doi":"10.1109/TEST.1991.519768","DOIUrl":"https://doi.org/10.1109/TEST.1991.519768","url":null,"abstract":"This paper describes a new algorithm for parallel design verification. Its data model is that of tlhe data flow methodology and is based on the partitioning of the design verification cycle into independent tasks that can be run concurrently. The signihance of this methodology is that, unlike other concepts that connot use the existing sequential code and can only run on a an expensive specialpurpose hardware, the new approach does not require any code development and can be accommlodated by a ,standard Unix distributed network or a miiltiprocessor . The paper presents experimental results for performing 52 design rule checks on 1.3 million polygons (12 layers) on both a multiprocessor configuration and a distributed network.","PeriodicalId":272630,"journal":{"name":"1991, Proceedings. International Test Conference","volume":"7 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1991-10-26","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"132086997","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
IC DEFECTS-BASED TESTABILITY ANALYSIS 基于集成电路缺陷的可测试性分析
1991, Proceedings. International Test Conference Pub Date : 1991-10-26 DOI: 10.1109/TEST.1991.519712
J. Sousa, F. Gonçalves, João Paulo Teixeira
{"title":"IC DEFECTS-BASED TESTABILITY ANALYSIS","authors":"J. Sousa, F. Gonçalves, João Paulo Teixeira","doi":"10.1109/TEST.1991.519712","DOIUrl":"https://doi.org/10.1109/TEST.1991.519712","url":null,"abstract":"High quality IC design involves not only performance and silicon area, but also testability. Product quality, measured by low dejects levels (as low as 100 p.p.m.), requires that test patterns must detect nearly all circuit faults caused by likely physical defects. This requires a careful examination of the testability of the physical design, and its enhancement. The purpose of this contribution is to present a methodology for physical testability evaluation, and to demonstrate its usefulness. The methodology allows realistic fault extraction and classification, and the identification of hard to detect faults, their layout location and physical origin, prior to simulation. Measures of physical testability and fault hardness are introduced. When possible, suggestions for design improvement by layout reconfiguration, are provided, as a better solution than simple test improvement, either by test pattern refinement, or by using more sophisticated detection techniques, like current testing. Simulation results, with several design examples, show that layout styles exhibit characteristic pat.terns, in terms of t,he incidence of faults caused by the different, physical defects. Hence, for each layout style, the sensivity of physical designs to each physical defect can be analysed and decreased. Moreover, simulation results with a new cell library demonstrate that physical design improvements can significantly enhance the circuit’s qualit,y and testability.","PeriodicalId":272630,"journal":{"name":"1991, Proceedings. International Test Conference","volume":"8 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1991-10-26","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"132556381","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 41
"RESISTIVE SHORTS" WITHIN CMOS GATES cmos门内的“电阻短路”
1991, Proceedings. International Test Conference Pub Date : 1991-10-26 DOI: 10.1109/TEST.1991.519521
Hong Hao, E. McCluskey
{"title":"\"RESISTIVE SHORTS\" WITHIN CMOS GATES","authors":"Hong Hao, E. McCluskey","doi":"10.1109/TEST.1991.519521","DOIUrl":"https://doi.org/10.1109/TEST.1991.519521","url":null,"abstract":"This paper studies the effects of shorts within CMOS gates. Dynamic as well as static gate properties are analyzed as a function of the short’s resistance. Increased propagation delay is found to be a common dynamic effect. Circuit behavior can change drastically with small variations in a short’s resistance. It is found that faults caused by transistor gate-to-source and gate-to-drain shorts can be dependent not only on inputs of gates containing the faults but also on other signals. This pattern dependence due to “resistive shorts” can invalidate tests generated using normal TPG procedures.","PeriodicalId":272630,"journal":{"name":"1991, Proceedings. International Test Conference","volume":"22 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1991-10-26","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"115770209","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 145
MAXIMIZING AND MAINTAINING AC TEST ACCURACY IN THE MANUFACTURING ENVIRONMENT 在制造环境中最大限度地提高和保持交流测试精度
1991, Proceedings. International Test Conference Pub Date : 1991-10-26 DOI: 10.1109/TEST.1991.519764
R. Bulaga, Edward F. Westermann
{"title":"MAXIMIZING AND MAINTAINING AC TEST ACCURACY IN THE MANUFACTURING ENVIRONMENT","authors":"R. Bulaga, Edward F. Westermann","doi":"10.1109/TEST.1991.519764","DOIUrl":"https://doi.org/10.1109/TEST.1991.519764","url":null,"abstract":"The need for sub-nanosecond (ns) test accuracy is especially acute in array testing, where margins of only a few hundred picoseconds (ps) may exist. The challenge of maximizing tester accuracy is increased when the tester must perform in a manufacturing environment, where capacity is as important as accuracy. This, at least partially, explains why some form of autocalibration is standard on virtually all modcrn test equipment. In spite of autocalibration, achieving accurate AC test iesults ui a volume manufacturing environment remains an elusive goal.","PeriodicalId":272630,"journal":{"name":"1991, Proceedings. International Test Conference","volume":"87 2 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1991-10-26","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"121283459","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 1
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
相关产品
×
本文献相关产品
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信