发布求助
文献互助 智能选刊 最新文献

2012 IEEE Silicon Nanoelectronics Workshop (SNW)最新文献

筛选
英文 中文
Microwave manipulation of electrons in silicon quantum dots 硅量子点中电子的微波操纵
2012 IEEE Silicon Nanoelectronics Workshop (SNW) Pub Date : 2012-06-10 DOI: 10.1109/SNW.2012.6243289
T. Ferrus, A. Rossi, T. Kodera, T. Kambara, W. Lin, S. Oda, D. Williams
{"title":"Microwave manipulation of electrons in silicon quantum dots","authors":"T. Ferrus, A. Rossi, T. Kodera, T. Kambara, W. Lin, S. Oda, D. Williams","doi":"10.1109/SNW.2012.6243289","DOIUrl":"https://doi.org/10.1109/SNW.2012.6243289","url":null,"abstract":"Here we present the results of an investigation on microwave-induced effects that we have observed in silicon devices, including phosphorous doped and Metal-Oxide-Semiconductor Single Electron Transistors (SET) as well as IDQD. Continuous pulsed microwave and single shot measurements are used to demonstrate that photons in the range of 10-15 GHz allow manipulation of the electron number in the island of a doped SET, despite the high value for the charging energy and in a regime where photon assisted tunnelling is not observable. The method is applied to a device made of a SET with a capacitively coupled IDQD. Partial control of the qubit is obtained and results in the possibility of manipulating charge states in an isolated structure with GHz photons.","PeriodicalId":6402,"journal":{"name":"2012 IEEE Silicon Nanoelectronics Workshop (SNW)","volume":null,"pages":null},"PeriodicalIF":0.0,"publicationDate":"2012-06-10","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"77550551","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
Quantum transport simulation of III–V MOSFETs based on Wigner Monte Carlo approach 基于Wigner - Monte Carlo方法的III-V型mosfet量子输运模拟
2012 IEEE Silicon Nanoelectronics Workshop (SNW) Pub Date : 2012-06-10 DOI: 10.1109/SNW.2012.6243361
Y. Maegawa, S. Koba, H. Tsuchiya, M. Ogawa
{"title":"Quantum transport simulation of III–V MOSFETs based on Wigner Monte Carlo approach","authors":"Y. Maegawa, S. Koba, H. Tsuchiya, M. Ogawa","doi":"10.1109/SNW.2012.6243361","DOIUrl":"https://doi.org/10.1109/SNW.2012.6243361","url":null,"abstract":"III-V compound semiconductors are expected as a post-Si channel material, because they have higher electron mobility and lower effective mass than Si. Actually, the high performance of InGaAs MOSFETs with high-k gate dielectrics has been demonstrated [1,2]. On the other hand, due to a quasi-ballistic behavior of electron transport, III-V channel MOSFETs may be more vulnerable by quantum mechanical effects such as quantum reflection and tunneling, as compared to conventional Si-MOSFETs. In this paper, we investigate quantum transport effects in III-V channel MOSFETs by using a Wigner Monte Carlo (WMC) simulation [3,4], which can fully incorporate the quantum transport effects. As a result, we found that the quantum reflection reduces on-current, while the source-drain (SD) direct tunneling increases subthreshold current even as the channel length is larger than 10 nm.","PeriodicalId":6402,"journal":{"name":"2012 IEEE Silicon Nanoelectronics Workshop (SNW)","volume":null,"pages":null},"PeriodicalIF":0.0,"publicationDate":"2012-06-10","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"90824273","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 1
Characteristics and sensitivity of p-type junctionless gate-all-around nanowire transistor p型无结栅全能纳米线晶体管的特性和灵敏度
2012 IEEE Silicon Nanoelectronics Workshop (SNW) Pub Date : 2012-06-10 DOI: 10.1109/SNW.2012.6243304
Ming-Hung Han, Y. Jhan, Jia-Jiun Wu, Hung-Bin Chen, Yung-Chun Wu, Chun-Yen Chang
{"title":"Characteristics and sensitivity of p-type junctionless gate-all-around nanowire transistor","authors":"Ming-Hung Han, Y. Jhan, Jia-Jiun Wu, Hung-Bin Chen, Yung-Chun Wu, Chun-Yen Chang","doi":"10.1109/SNW.2012.6243304","DOIUrl":"https://doi.org/10.1109/SNW.2012.6243304","url":null,"abstract":"In this study, we for the first time assess the characteristics and sensitivity of p-type junctionless (JL) gate-all around (GAA) nanowire transistor using 3D quantum transport device simulation for CMOS technology implementation. Since the doping concentration of p-type junctionless nanowire transistor does not as high as in n-type device due solid solubility of boron in silicon, it can be made by using midgap gate electrode material for appropriate threshold voltage. The p-type JLGAA transistor shows good on/off current ratio and better short channel characteristics compare to conventional inversion mode GAA structure. The sensitivity analyses show that the channel thickness affects the device performance such as threshold voltage (Vth), on current (Ion), and off current (Ioff) significantly. In contrast, the channel length and oxide thickness have less impact owing to well control of short channel effect.","PeriodicalId":6402,"journal":{"name":"2012 IEEE Silicon Nanoelectronics Workshop (SNW)","volume":null,"pages":null},"PeriodicalIF":0.0,"publicationDate":"2012-06-10","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"84701602","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
Nano-transfer printing of functioning MIM tunnel diodes 功能MIM隧道二极管的纳米转移印刷
2012 IEEE Silicon Nanoelectronics Workshop (SNW) Pub Date : 2012-06-10 DOI: 10.1109/SNW.2012.6243287
M. Bareiss, B. Weiler, D. Kalblein, U. Zschieschang, H. Klauk, G. Scarpa, B. Fabel, P. Lugli, W. Porod
{"title":"Nano-transfer printing of functioning MIM tunnel diodes","authors":"M. Bareiss, B. Weiler, D. Kalblein, U. Zschieschang, H. Klauk, G. Scarpa, B. Fabel, P. Lugli, W. Porod","doi":"10.1109/SNW.2012.6243287","DOIUrl":"https://doi.org/10.1109/SNW.2012.6243287","url":null,"abstract":"Nano diodes show great potential for applications in detectors, communications and energy harvesting. In this work, we focus on nano transfer printing (nTP) to fabricate nm-scale diodes over extensive areas. Using a temperature-enhanced process, several millions of diodes were transfer-printed in one single step. We show the reliable transfer of functioning MIM diodes, which were electrically characterized by conductive Atomic Force Microscopy (c-AFM) measurements. Quantum-mechanical tunneling was determined to be the main conduction mechanism across the metal-oxide-metal junction.","PeriodicalId":6402,"journal":{"name":"2012 IEEE Silicon Nanoelectronics Workshop (SNW)","volume":null,"pages":null},"PeriodicalIF":0.0,"publicationDate":"2012-06-10","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"89327273","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 4
Graphene for More Moore and More Than Moore applications 石墨烯用于更多摩尔和更多摩尔应用
2012 IEEE Silicon Nanoelectronics Workshop (SNW) Pub Date : 2012-06-10 DOI: 10.1109/SNW.2012.6243322
M. Lemme, S. Vaziri, A. D. Smith, J. Li, S. Rodriguez, A. Rusu, M. Ostling
{"title":"Graphene for More Moore and More Than Moore applications","authors":"M. Lemme, S. Vaziri, A. D. Smith, J. Li, S. Rodriguez, A. Rusu, M. Ostling","doi":"10.1109/SNW.2012.6243322","DOIUrl":"https://doi.org/10.1109/SNW.2012.6243322","url":null,"abstract":"Graphene has caught the attention of the electronic device community as a potential future option for More Moore and More Than Moore devices and applications. This is owed to its remarkable material properties, which include ballistic conductance over several hundred nanometers or charge carrier mobilities of several 100.000 cm2/Vs in pristine graphene. Furthermore, standard CMOS technology may be applied to graphene in order to make devices. Integrated graphene devices, however, are performance limited by scattering due to defects in the graphene and its dielectric environment and high contact resistance. In addition, graphene has no energy band gap and hence graphene MOSFETs (GFETs) cannot be switched off, but instead show ambipolar behaviour. This has steered interest away from logic to analog radio frequency (RF) applications. This talk will systematically compare the expected RF performance of realistic GFETs with current silicon CMOS technology. GFETs slightly lag behind in maximum cut-off frequency FT,max up to a carrier mobility of 3000 cm2/Vs, where they can achieve similar RF performance as 65nm silicon FETs. While a strongly nonlinear voltage-dependent gate capacitance inherently limits performance, other parasitics such as contact resistance are expected to be optimized as GFET process technology improves.","PeriodicalId":6402,"journal":{"name":"2012 IEEE Silicon Nanoelectronics Workshop (SNW)","volume":null,"pages":null},"PeriodicalIF":0.0,"publicationDate":"2012-06-10","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"75881658","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 6
Self-improvement of cell stability in SRAM by post fabrication technique 后处理技术提高SRAM的电池稳定性
2012 IEEE Silicon Nanoelectronics Workshop (SNW) Pub Date : 2012-06-10 DOI: 10.1109/SNW.2012.6243348
Ashok Kumar, T. Saraya, S. Miyano, T. Hiramoto
{"title":"Self-improvement of cell stability in SRAM by post fabrication technique","authors":"Ashok Kumar, T. Saraya, S. Miyano, T. Hiramoto","doi":"10.1109/SNW.2012.6243348","DOIUrl":"https://doi.org/10.1109/SNW.2012.6243348","url":null,"abstract":"The post fabrication technique for self-improvement of SRAM cell stability is validated by experiment using 1k DMA SRAM TEG array. It is shown that the stability of unbalance cells is automatically improved by merely applying stress voltage to VDD terminal. The mechanism of the phenomena is also analyzed by measuring VTH of all transistors before and after stress and it is newly found that |VTH| of weaker PFET in the cell is selectively lowered by the self-improve mechanism.","PeriodicalId":6402,"journal":{"name":"2012 IEEE Silicon Nanoelectronics Workshop (SNW)","volume":null,"pages":null},"PeriodicalIF":0.0,"publicationDate":"2012-06-10","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"77533125","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 6
Scale laws for enhanced power for MEMS based heat energy harvesting 基于MEMS的热能收集增强功率的比例定律
2012 IEEE Silicon Nanoelectronics Workshop (SNW) Pub Date : 2012-06-10 DOI: 10.1109/SNW.2012.6243316
O. Puscasu, S. Monfray, F. Boeuf, G. Savelli, F. Gaillard, D. Guyomar, T. Skotnicki
{"title":"Scale laws for enhanced power for MEMS based heat energy harvesting","authors":"O. Puscasu, S. Monfray, F. Boeuf, G. Savelli, F. Gaillard, D. Guyomar, T. Skotnicki","doi":"10.1109/SNW.2012.6243316","DOIUrl":"https://doi.org/10.1109/SNW.2012.6243316","url":null,"abstract":"An innovation approach to thermal energy harvesting is presented. It consists of a two step conversion of heat into electricity. The new technique can be used for powering ultra-low power electronics and autonomous systems. One of the keys to improve the generated power density is downscaling of individual devices. Laws modeling downscaling have been established in this paper and show that the miniaturization of the devices by a factor k increases the generated power density by the same factor, due to the increased speed of heat transfer. The scaling laws predict increasing power gain when miniaturizing the devices with use of e.g. VLSI technologies. This can help in providing a strong alternative to Seebeck devices.","PeriodicalId":6402,"journal":{"name":"2012 IEEE Silicon Nanoelectronics Workshop (SNW)","volume":null,"pages":null},"PeriodicalIF":0.0,"publicationDate":"2012-06-10","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"76978912","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 8
Metal/Ge Schottky barrier modulation with C-containing layer by chemical bath 化学浴含c层金属/锗肖特基势垒调制
2012 IEEE Silicon Nanoelectronics Workshop (SNW) Pub Date : 2012-06-10 DOI: 10.1109/SNW.2012.6243359
Wei Wang, Jing Wang, Mei Zhao, R. Liang, Jun Xu
{"title":"Metal/Ge Schottky barrier modulation with C-containing layer by chemical bath","authors":"Wei Wang, Jing Wang, Mei Zhao, R. Liang, Jun Xu","doi":"10.1109/SNW.2012.6243359","DOIUrl":"https://doi.org/10.1109/SNW.2012.6243359","url":null,"abstract":"We inserted a C-containing layer in a metal/Ge structure, using a chemical bath. This layer enabled the Schottky barrier height (SBH) to be modulated. The chemical bath with 1-octadecene and 1-dodecene were performed separately with Ge substrates. The ultrathin C-containing layer stops the penetration of free electron wave functions from the metal to the Ge. Metal-induced gap states are alleviated and the pinned Fermi level is released. The SBH is lowered to 0.17 eV. This new formation method is promising and much less complex than traditional ones.","PeriodicalId":6402,"journal":{"name":"2012 IEEE Silicon Nanoelectronics Workshop (SNW)","volume":null,"pages":null},"PeriodicalIF":0.0,"publicationDate":"2012-06-10","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"76211150","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
Channel length-dependent series resistance? 通道长度相关的串联电阻?
2012 IEEE Silicon Nanoelectronics Workshop (SNW) Pub Date : 2012-06-10 DOI: 10.1109/SNW.2012.6243299
J. Campbell, K. Cheung, S. Drozdov, R. Southwick, J. Ryan, A. Oates, J. Suehle
{"title":"Channel length-dependent series resistance?","authors":"J. Campbell, K. Cheung, S. Drozdov, R. Southwick, J. Ryan, A. Oates, J. Suehle","doi":"10.1109/SNW.2012.6243299","DOIUrl":"https://doi.org/10.1109/SNW.2012.6243299","url":null,"abstract":"A recently developed series resistance (R<sub>SD</sub>) extraction procedure from a single nanoscale device is shown to be highly robust. Despite these virtues, the technique unexpectedly results in a channel length-dependent R<sub>SD</sub> which is observed across a wide range of channel lengths and across many different technologies (SiO<sub>2</sub>, SiON, and high-k) (see Figs. 1a-f). This observation obviously raises some concerning issues and implications as R<sub>SD</sub> is universally accepted as channel length-independent. However, careful examination of the R<sub>SD</sub> extraction procedure as well as comparison between R<sub>SD</sub>-corrected field effect mobility (u<sub>FE</sub>) and geometric magnetoresistance mobility (u<sub>MR</sub>) suggests that this unexpected observation may be valid.","PeriodicalId":6402,"journal":{"name":"2012 IEEE Silicon Nanoelectronics Workshop (SNW)","volume":null,"pages":null},"PeriodicalIF":0.0,"publicationDate":"2012-06-10","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"89925171","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 1
High-performance pMOSFETs with high-k gate dielectric and dislocation-free epitaxial Si/Ge super-lattice channel 具有高k栅极介电介质和无位错外延Si/Ge超晶格通道的高性能pmosfet
2012 IEEE Silicon Nanoelectronics Workshop (SNW) Pub Date : 2012-06-10 DOI: 10.1109/SNW.2012.6243324
Li-Jung Liu, K. Chang-Liao, C. Fu, H. Hsieh, Chun-Chang Lu, Tien-Ko Wang, P. Gu, M. Tsai
{"title":"High-performance pMOSFETs with high-k gate dielectric and dislocation-free epitaxial Si/Ge super-lattice channel","authors":"Li-Jung Liu, K. Chang-Liao, C. Fu, H. Hsieh, Chun-Chang Lu, Tien-Ko Wang, P. Gu, M. Tsai","doi":"10.1109/SNW.2012.6243324","DOIUrl":"https://doi.org/10.1109/SNW.2012.6243324","url":null,"abstract":"The pMOSFET device with a novel Si/Ge super-lattice (SL) channel is proposed in this work. Experimental results show that the electrical characteristics can be obviously improved by SL virtual substrate. The peak hole mobility of pMOSFET device with SL is enhanced to twice as high as that with Si one. The on-off ratio of Id-Vg curve is beyond 8 orders, and the EOT value of gate dielectric can be ~ 1 nm. The source/drain activation temperature at 650 °C is especially suitable for high-k gate dielectric process.","PeriodicalId":6402,"journal":{"name":"2012 IEEE Silicon Nanoelectronics Workshop (SNW)","volume":null,"pages":null},"PeriodicalIF":0.0,"publicationDate":"2012-06-10","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"90495995","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
首页 上一页 下一页 尾页
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整，为了账户安全，请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
请完成安全验证×
相关产品
×
本文献相关产品
联系我们：info@booksci.cn Book学术提供免费学术资源搜索服务，方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号：481959085
Book学术官方微信