p型无结栅全能纳米线晶体管的特性和灵敏度

Ming-Hung Han, Y. Jhan, Jia-Jiun Wu, Hung-Bin Chen, Yung-Chun Wu, Chun-Yen Chang
{"title":"p型无结栅全能纳米线晶体管的特性和灵敏度","authors":"Ming-Hung Han, Y. Jhan, Jia-Jiun Wu, Hung-Bin Chen, Yung-Chun Wu, Chun-Yen Chang","doi":"10.1109/SNW.2012.6243304","DOIUrl":null,"url":null,"abstract":"In this study, we for the first time assess the characteristics and sensitivity of p-type junctionless (JL) gate-all around (GAA) nanowire transistor using 3D quantum transport device simulation for CMOS technology implementation. Since the doping concentration of p-type junctionless nanowire transistor does not as high as in n-type device due solid solubility of boron in silicon, it can be made by using midgap gate electrode material for appropriate threshold voltage. The p-type JLGAA transistor shows good on/off current ratio and better short channel characteristics compare to conventional inversion mode GAA structure. The sensitivity analyses show that the channel thickness affects the device performance such as threshold voltage (Vth), on current (Ion), and off current (Ioff) significantly. In contrast, the channel length and oxide thickness have less impact owing to well control of short channel effect.","PeriodicalId":6402,"journal":{"name":"2012 IEEE Silicon Nanoelectronics Workshop (SNW)","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"2012-06-10","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Characteristics and sensitivity of p-type junctionless gate-all-around nanowire transistor\",\"authors\":\"Ming-Hung Han, Y. Jhan, Jia-Jiun Wu, Hung-Bin Chen, Yung-Chun Wu, Chun-Yen Chang\",\"doi\":\"10.1109/SNW.2012.6243304\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In this study, we for the first time assess the characteristics and sensitivity of p-type junctionless (JL) gate-all around (GAA) nanowire transistor using 3D quantum transport device simulation for CMOS technology implementation. Since the doping concentration of p-type junctionless nanowire transistor does not as high as in n-type device due solid solubility of boron in silicon, it can be made by using midgap gate electrode material for appropriate threshold voltage. The p-type JLGAA transistor shows good on/off current ratio and better short channel characteristics compare to conventional inversion mode GAA structure. The sensitivity analyses show that the channel thickness affects the device performance such as threshold voltage (Vth), on current (Ion), and off current (Ioff) significantly. In contrast, the channel length and oxide thickness have less impact owing to well control of short channel effect.\",\"PeriodicalId\":6402,\"journal\":{\"name\":\"2012 IEEE Silicon Nanoelectronics Workshop (SNW)\",\"volume\":null,\"pages\":null},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2012-06-10\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2012 IEEE Silicon Nanoelectronics Workshop (SNW)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/SNW.2012.6243304\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2012 IEEE Silicon Nanoelectronics Workshop (SNW)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SNW.2012.6243304","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

在这项研究中,我们首次使用3D量子输运器件模拟CMOS技术实现评估p型无结(JL)栅极周围(GAA)纳米线晶体管的特性和灵敏度。由于硼在硅中的固溶性,p型无结纳米线晶体管的掺杂浓度不如n型器件高,因此可以采用中隙栅电极材料,在适当的阈值电压下制备。与传统的倒转模式GAA结构相比,p型JLGAA晶体管具有良好的通断电流比和更好的短通道特性。灵敏度分析表明,通道厚度对器件的阈值电压(Vth)、导通电流(Ion)和关断电流(Ioff)等性能有显著影响。相比之下,由于对短通道效应的良好控制,通道长度和氧化物厚度的影响较小。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Characteristics and sensitivity of p-type junctionless gate-all-around nanowire transistor
In this study, we for the first time assess the characteristics and sensitivity of p-type junctionless (JL) gate-all around (GAA) nanowire transistor using 3D quantum transport device simulation for CMOS technology implementation. Since the doping concentration of p-type junctionless nanowire transistor does not as high as in n-type device due solid solubility of boron in silicon, it can be made by using midgap gate electrode material for appropriate threshold voltage. The p-type JLGAA transistor shows good on/off current ratio and better short channel characteristics compare to conventional inversion mode GAA structure. The sensitivity analyses show that the channel thickness affects the device performance such as threshold voltage (Vth), on current (Ion), and off current (Ioff) significantly. In contrast, the channel length and oxide thickness have less impact owing to well control of short channel effect.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信