{"title":"A Reconfigurable Floating-Point Compute-in-Memory With Analog Exponent Preprocesses","authors":"Pengyu He;Yuanzhe Zhao;Heng Xie;Yang Wang;Shouyi Yin;Li Li;Yan Zhu;Rui P. Martins;Chi-Hang Chan;Minglei Zhang","doi":"10.1109/LSSC.2024.3463208","DOIUrl":"https://doi.org/10.1109/LSSC.2024.3463208","url":null,"abstract":"This letter presents a reconfigurable floating-point compute-in-memory (FP-CIM) macro that preprocesses the exponent in the analog domain, enhancing the energy efficiency of edge devices for the floating-point (FP) inference. The presented FP-CIM macro supports FP8 inference, while can be configured to BP16 precision in a segmented computation manner. Furthermore, a time-domain analog-to-digital converter facilitates the analog compute-in-memory (CIM) macro while improving energy efficiency by sharing the counter and quantizing in a coarse-fine structure. Fabricated in a 28-nm CMOS process, the presented FP-CIM macro achieves 314.6-TFLOPS/W energy efficiency and 12.13-TFLOPS/mm2 area efficiency at the FP8 mode.","PeriodicalId":13032,"journal":{"name":"IEEE Solid-State Circuits Letters","volume":"7 ","pages":"271-274"},"PeriodicalIF":2.2,"publicationDate":"2024-09-18","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"142438608","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Kim-Hoang Nguyen;Quyet Nguyen;Quynh-Trang Nguyen;Thanh-Tung Vu;Woojin Ahn;Loan Pham-Nguyen;Hanh-Phuc Le;Minkyu Je
{"title":"A Fully Integrated Dynamic-Voltage-Scaling Stimulator IC for Cochlear Implants","authors":"Kim-Hoang Nguyen;Quyet Nguyen;Quynh-Trang Nguyen;Thanh-Tung Vu;Woojin Ahn;Loan Pham-Nguyen;Hanh-Phuc Le;Minkyu Je","doi":"10.1109/LSSC.2024.3462559","DOIUrl":"https://doi.org/10.1109/LSSC.2024.3462559","url":null,"abstract":"A fully integrated dynamic-voltage-scaling stimulator IC, consisting of a novel reconfigurable supply modulator (RSM) and 12 high-voltage-tolerant channel drivers, for cochlear implants, is presented, utilizing a 180-nm standard CMOS process. The RSM is designed to adaptively generate one of four supply voltage levels ranging from 2.6 to 11.3 V, effectively stimulating the cochlea with varying electrode-tissue-interface impedance and stimulus currents while offering improved power efficiency. The channel driver design is miniaturized to support high-channel-count applications within a single IC. Additional excessive current protection is implemented to ensure charge balancing between biphasic stimulating pulses, complementing the electrode-shorting technique.","PeriodicalId":13032,"journal":{"name":"IEEE Solid-State Circuits Letters","volume":"7 ","pages":"275-278"},"PeriodicalIF":2.2,"publicationDate":"2024-09-17","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"142438511","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Dongha Lee;Seki Kim;Takahiro Nomiyama;Dong-Hoon Jung;Dongsu Kim;Jongwoo Lee
{"title":"A Computational Digital LDO With Distributed Power-Gating Switches and Time-Based Fast-Transient Controller for Mobile SoC Application","authors":"Dongha Lee;Seki Kim;Takahiro Nomiyama;Dong-Hoon Jung;Dongsu Kim;Jongwoo Lee","doi":"10.1109/LSSC.2024.3461158","DOIUrl":"https://doi.org/10.1109/LSSC.2024.3461158","url":null,"abstract":"This letter introduces a 10 A computational digital LDO (CDLDO) for mobile SoC application specifically targeting a big CPU core. The proposed CDLDO eliminates the power-FET area overhead by reusing power gating switches (PGSs) already distributed throughout the entire CPU. The CDLDO employs a time-based exponential control (TEC) with a slope detector to achieve fast-transient response and improve stability. Furthermore, a step-back and a negative-step control are introduced to mitigate the effect of the propagation delay between the controller and the PGSs. Additionally, a pre-computational scheme significantly reduces calculation time and relaxes timing constraints during synthesis. The proposed CDLDO is implemented in 3 nm GAAFET CMOS process. An implemented IC of eight distributed CDLDO units provides a maximum load current of 10 A with a current density of 263 A/mm2. The CDLDO shows 94 mV droop under 6.5 A/1 ns load transition.","PeriodicalId":13032,"journal":{"name":"IEEE Solid-State Circuits Letters","volume":"7 ","pages":"287-290"},"PeriodicalIF":2.2,"publicationDate":"2024-09-16","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"142438609","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Yicheng Wang;Zhaowu Wang;Zhenyu Wang;Xiaochen Tang;Yong Wang
{"title":"An X-Band Expandable Reconfigurable 1:2 Power Divider Switch for Switched Beam-Forming Networks in 0.10-µm GaAs Process","authors":"Yicheng Wang;Zhaowu Wang;Zhenyu Wang;Xiaochen Tang;Yong Wang","doi":"10.1109/LSSC.2024.3458453","DOIUrl":"https://doi.org/10.1109/LSSC.2024.3458453","url":null,"abstract":"In this letter, an X-band expandable reconfigurable 1:2 power divider switch (PDSW) is proposed for switched beam-forming networks. A switched inductor-artificial transmission line (SI-ATL) is proposed. With proper switch logic, the SI-ATL features two types of transmission line (TL): 1) a \u0000<inline-formula> <tex-math>$lambda $ </tex-math></inline-formula>\u0000/4 TL of \u0000<inline-formula> <tex-math>$50sqrt {2} ; Omega $ </tex-math></inline-formula>\u0000 and 2) a TL of \u0000<inline-formula> <tex-math>$50 ; Omega $ </tex-math></inline-formula>\u0000. This enables the PDSW to realize three port states of two corresponding modes, including single-pole–double-throw (SPDT) mode and power divider (PD) mode. The PDSW has the ability to be expanded to an N-stage 1:\u0000<inline-formula> <tex-math>$2^{N}$ </tex-math></inline-formula>\u0000 matrix with \u0000<inline-formula> <tex-math>$2^{2^{N}} - 1$ </tex-math></inline-formula>\u0000 states. The proposed design is fabricated with a 0.10-\u0000<inline-formula> <tex-math>$mu $ </tex-math></inline-formula>\u0000m GaAs pHEMT process. The measurement results show a \u0000<inline-formula> <tex-math>$leq 1$ </tex-math></inline-formula>\u0000.2-dB insertion loss (IL), a \u0000<inline-formula> <tex-math>$geq $ </tex-math></inline-formula>\u0000 10-dB return loss (RL), and a \u0000<inline-formula> <tex-math>$geq 40$ </tex-math></inline-formula>\u0000-dBm input 3rd-order intercept points (IIP3), in both modes. The isolation is 27–32 dB for SPDT mode and 14–31 dB for PD mode.","PeriodicalId":13032,"journal":{"name":"IEEE Solid-State Circuits Letters","volume":"7 ","pages":"303-306"},"PeriodicalIF":2.2,"publicationDate":"2024-09-11","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"142430743","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
{"title":"A 112-Gb/s, -10 dBm Sensitivity, +5 dBm Overload, and SiPh-Based Receiver Frontend in 22-nm FDSOI","authors":"Mahdi Parvizi;Bahar Jalali;Toshi Omori;John Rogers;Li Chen;Long Chen;Ricardo Aroca","doi":"10.1109/LSSC.2024.3457775","DOIUrl":"https://doi.org/10.1109/LSSC.2024.3457775","url":null,"abstract":"This letter demonstrates a Si-Photonic (SiPh)-based 112 Gb/s PAM4 optical receiver frontend using novel single-ended transimpedance amplifier (TIA) architecture that achieves −10 and +5 dBm input optical modulation amplitude (OMA) sensitivity and overload, respectively. To achieve that an overload mitigation circuit is proposed to break the tradeoff between noise and linearity of the shunt feedback CMOS TIAs. The TIA is optimized to provide the best sensitivity and linearity performance at minimum and maximum input OMA, respectively. Implemented in 22-nm FDSOI technology, and designed for 112 Gb/s PAM4 optical links, the TIA achieves more than +15 dBm OMA range with 11 pA/\u0000<inline-formula> <tex-math>$surd $ </tex-math></inline-formula>\u0000Hz input referred noise while burning only 155 mW from an 1.8-V supply.","PeriodicalId":13032,"journal":{"name":"IEEE Solid-State Circuits Letters","volume":"7 ","pages":"263-266"},"PeriodicalIF":2.2,"publicationDate":"2024-09-11","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"142276431","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
{"title":"A Fully Integrated 5510-μm² Process Monitor and Threshold Voltage Extractor Circuit in 28 nm","authors":"Ido Shpernat;Asaf Feldman;Joseph Shor","doi":"10.1109/LSSC.2024.3457768","DOIUrl":"https://doi.org/10.1109/LSSC.2024.3457768","url":null,"abstract":"A new architecture of an on-die process monitor circuit is demonstrated in 28 nm. The proposed circuit can extract the threshold voltage, \u0000<inline-formula> <tex-math>$V_{mathrm { TH,}}$ </tex-math></inline-formula>\u0000 and random mismatch of a transistor using multiple extraction methods, including the second derivative method. A sigma-delta modulator analog-to-digital converter samples the output to enable on-die processing of the results. A \u0000<inline-formula> <tex-math>$V_{mathrm { DS}}$ </tex-math></inline-formula>\u0000 voltage control loop enables \u0000<inline-formula> <tex-math>$V_{mathrm { TH}}$ </tex-math></inline-formula>\u0000 extraction in both the linear and saturation regions of the device. The circuit has a compact area of \u0000<inline-formula> <tex-math>$5510~mu $ </tex-math></inline-formula>\u0000m2.","PeriodicalId":13032,"journal":{"name":"IEEE Solid-State Circuits Letters","volume":"7 ","pages":"279-282"},"PeriodicalIF":2.2,"publicationDate":"2024-09-11","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"142438622","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
{"title":"Design Challenges of Fully Integrated DC–DC Converters for Modern Power Delivery Architectures","authors":"Suyang Song;Alessandro Novello;Taekwang Jang","doi":"10.1109/LSSC.2024.3457272","DOIUrl":"https://doi.org/10.1109/LSSC.2024.3457272","url":null,"abstract":"This letter presents recent design challenges of modern power delivery architectures and circuit techniques for them. Recent computational loads impose significant power output demands on dc-dc converters while ever-shrinking Internet of Things (IoT) systems demand dc-dc converters with small footprints. Consequently, fully integrated dc-dc converters are highly desirable in contemporary power delivery architectures thanks to their compact footprint, high power density, and fast output regulation. However, numerous challenges exist in fully integrating dc-dc converters, necessitating the investigation of various circuit topologies and complex regulation schemes to ensure proper operation and versatility.","PeriodicalId":13032,"journal":{"name":"IEEE Solid-State Circuits Letters","volume":"7 ","pages":"267-270"},"PeriodicalIF":2.2,"publicationDate":"2024-09-10","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"142328412","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
{"title":"A D-Band 13-mW Dual-Mode CMOS LNA for Joint Radar–Communication in 22-nm FD-SOI CMOS","authors":"Shankkar Balasubramanian;Kristof Vaesen;Anirudh Kankuppe;Sehoon Park;Carsten Wulff","doi":"10.1109/LSSC.2024.3455889","DOIUrl":"https://doi.org/10.1109/LSSC.2024.3455889","url":null,"abstract":"This letter presents a D-band low-noise amplifier (LNA) for joint radar-communication applications in 22-nm CMOS technology. The 4-stage LNA uses transistor switching and bias class changes to achieve dual-mode functionality. In the radar mode, the LNA achieves gain of 17 dB, noise figure (NF) of 7.7 dB, 3-dB bandwidth (BW) of 117–129 GHz, and IP1dB of −20 dBm, respectively. In the communication mode, the LNA achieves gain of 22.6 dB, NF of 8.5 dB, BW of 115.9–128.9 GHz, and IP1dB of −29 dBm, respectively. The power consumption for the radar and communication modes is 13 and 12.2 mW, respectively. The LNA has a core area of \u0000<inline-formula> <tex-math>$0.06~text {mm}^{2}$ </tex-math></inline-formula>\u0000.","PeriodicalId":13032,"journal":{"name":"IEEE Solid-State Circuits Letters","volume":"7 ","pages":"259-262"},"PeriodicalIF":2.2,"publicationDate":"2024-09-09","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=10669787","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"142276432","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"OA","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
{"title":"A Self-Adaptively Bandwidth-Adjustable Receiver Analog Front-End for Sensitive Photoacoustic Signal Detection","authors":"Wei Fu;Wenshuo Zhu;Jiawei Liu;Luyao Zhu;Yi Li;Fei Gao;Yuan Gao","doi":"10.1109/LSSC.2024.3456374","DOIUrl":"https://doi.org/10.1109/LSSC.2024.3456374","url":null,"abstract":"This letter presents a receiver analog front-end (AFE) circuit specifically for photoacoustic (PA) imaging system. Due to the uncertain nature of the PA signal’s spectrum, this design is proposed featuring multiple bandwidth options that can self-adaptively adjust the loop bandwidth based on the received PA signals in different frequency bands, greatly reducing out-of-band noise and interference. The circuit includes a low-noise amplifier (LNA) and a low-pass filter (LPF), offering four bandwidth options. Frequency detection and bandwidth selection logic are implemented to achieve self-adaptive bandwidth adjustment. The chip is fabricated in a 0.18-\u0000<inline-formula> <tex-math>$mu $ </tex-math></inline-formula>\u0000m CMOS process with variable gain settings and 4 bandwidth options, achieving 39.5 dB maximum gain, 4 MHz maximum bandwidth, minimum \u0000<inline-formula> <tex-math>$3.47~mu $ </tex-math></inline-formula>\u0000Vrms input-referred noise and maximum 12.2 mW power consumption, specifically suitable for PA signal detection.","PeriodicalId":13032,"journal":{"name":"IEEE Solid-State Circuits Letters","volume":"7 ","pages":"251-254"},"PeriodicalIF":2.2,"publicationDate":"2024-09-09","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"142276433","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
{"title":"A 0.001-mm², 1.15–11-GHz Background Quadrature Phase and Duty-Cycle Error Corrector Using a NAND- Based Phase Detector in 28-nm CMOS","authors":"Jaewon Oh;Seonghwan Cho","doi":"10.1109/LSSC.2024.3452280","DOIUrl":"https://doi.org/10.1109/LSSC.2024.3452280","url":null,"abstract":"This letter introduces a background quadrature phase and duty-cycle error corrector featuring a shared NAND-based phase detector and a differential voltage-controlled delay line, which are used to determine and compensate for the phase and duty-cycle errors of the quadrature signals. In contrast to prior quadrature phase error correctors that require 50% duty-cycle inputs, the proposed corrector can minimize errors in both quadrature phase and duty-cycle with a wide operating frequency, low jitter, and low power consumption. Implemented in 28-nm CMOS, the prototype operates over a frequency range of 1.15–11 GHz and achieves a quadrature phase error of less than 2.3° and a duty-cycle error of less than 0.8% for input phase error up to 80°. It consumes 2.1 mW and achieves a low RMS jitter of 21.6 fs at 5 GHz while occupying only 0.001 mm2.","PeriodicalId":13032,"journal":{"name":"IEEE Solid-State Circuits Letters","volume":"7 ","pages":"247-250"},"PeriodicalIF":2.2,"publicationDate":"2024-08-30","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"142231967","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}