两种带/不带金属层间屏蔽的7 - 13 ghz GaAs-SiGe四通道波束形成芯片

IF 2 Q3 COMPUTER SCIENCE, HARDWARE & ARCHITECTURE
Nengxu Zhu;Yiting Zhang;Genyin Ma;Fanyi Meng
{"title":"两种带/不带金属层间屏蔽的7 - 13 ghz GaAs-SiGe四通道波束形成芯片","authors":"Nengxu Zhu;Yiting Zhang;Genyin Ma;Fanyi Meng","doi":"10.1109/LSSC.2025.3573757","DOIUrl":null,"url":null,"abstract":"This letter presents two 7–13-GHz GaAs-SiGe four-channel beamforming chiplets to minimize the chip area. The chips integrate GaAs-based power amplifiers (PAs) and low-noise amplifiers (LNAs) with silicon-based phase and amplitude control modules using gold bumps. To mitigate coupling between the metal patterns of the heterogeneous chips and avoid interference with beamforming performance, a metallic interlayer shield is introduced at the interface. This shield ensures effective integration and preserves the functionality and performance of both the compound and silicon-based components. The fabricated four-channel 3-D heterogeneous integrated radio-frequency front-end chips, using 0.25-<inline-formula> <tex-math>$\\mu $ </tex-math></inline-formula>m GaAs and 0.13-<inline-formula> <tex-math>$\\mu $ </tex-math></inline-formula>m SiGe BiCMOS processes, achieve 6-bit amplitude/phase control with 0.5 dB/5.625° resolution with power consumption of 3.6 W (TX) and 1.6 W (RX). The RMS amplitude and phase errors are <0.6> <tex-math>$\\mathrm { OP_{1dB}}$ </tex-math></inline-formula> and −1.5-dBm RX IP1dB, with a compact total area of <inline-formula> <tex-math>$4.1\\times 3.05$ </tex-math></inline-formula> mm2.","PeriodicalId":13032,"journal":{"name":"IEEE Solid-State Circuits Letters","volume":"8 ","pages":"161-164"},"PeriodicalIF":2.0000,"publicationDate":"2025-03-27","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Two 7–13-GHz GaAs-SiGe Four–Channel Beamforming Chiplets With/Without Metallic Interlayer Shields\",\"authors\":\"Nengxu Zhu;Yiting Zhang;Genyin Ma;Fanyi Meng\",\"doi\":\"10.1109/LSSC.2025.3573757\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This letter presents two 7–13-GHz GaAs-SiGe four-channel beamforming chiplets to minimize the chip area. The chips integrate GaAs-based power amplifiers (PAs) and low-noise amplifiers (LNAs) with silicon-based phase and amplitude control modules using gold bumps. To mitigate coupling between the metal patterns of the heterogeneous chips and avoid interference with beamforming performance, a metallic interlayer shield is introduced at the interface. This shield ensures effective integration and preserves the functionality and performance of both the compound and silicon-based components. The fabricated four-channel 3-D heterogeneous integrated radio-frequency front-end chips, using 0.25-<inline-formula> <tex-math>$\\\\mu $ </tex-math></inline-formula>m GaAs and 0.13-<inline-formula> <tex-math>$\\\\mu $ </tex-math></inline-formula>m SiGe BiCMOS processes, achieve 6-bit amplitude/phase control with 0.5 dB/5.625° resolution with power consumption of 3.6 W (TX) and 1.6 W (RX). The RMS amplitude and phase errors are <0.6> <tex-math>$\\\\mathrm { OP_{1dB}}$ </tex-math></inline-formula> and −1.5-dBm RX IP1dB, with a compact total area of <inline-formula> <tex-math>$4.1\\\\times 3.05$ </tex-math></inline-formula> mm2.\",\"PeriodicalId\":13032,\"journal\":{\"name\":\"IEEE Solid-State Circuits Letters\",\"volume\":\"8 \",\"pages\":\"161-164\"},\"PeriodicalIF\":2.0000,\"publicationDate\":\"2025-03-27\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"IEEE Solid-State Circuits Letters\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://ieeexplore.ieee.org/document/11015932/\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"Q3\",\"JCRName\":\"COMPUTER SCIENCE, HARDWARE & ARCHITECTURE\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE Solid-State Circuits Letters","FirstCategoryId":"1085","ListUrlMain":"https://ieeexplore.ieee.org/document/11015932/","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q3","JCRName":"COMPUTER SCIENCE, HARDWARE & ARCHITECTURE","Score":null,"Total":0}
引用次数: 0

摘要

这封信提出了两个7 - 13 ghz GaAs-SiGe四通道波束成形小芯片,以最大限度地减少芯片面积。该芯片将基于砷化镓的功率放大器(PAs)和低噪声放大器(LNAs)与使用金凸起的硅基相位和幅度控制模块集成在一起。为了减轻非均质芯片金属图案之间的耦合,避免对波束形成性能的干扰,在接口处引入了金属层间屏蔽。这种屏蔽确保了有效的集成,并保留了化合物和硅基组件的功能和性能。该四通道三维异构集成射频前端芯片采用0.25- $\mu $ m GaAs和0.13- $\mu $ m SiGe BiCMOS工艺,实现了6位幅度/相位控制,分辨率为0.5 dB/5.625°,功耗为3.6 W (TX)和1.6 W (RX)。RMS幅值和相位误差分别为$\ mathm {OP_{1dB}}$和- 1.5 dbm RX IP1dB,总面积为$4.1\ × 3.05$ mm2。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Two 7–13-GHz GaAs-SiGe Four–Channel Beamforming Chiplets With/Without Metallic Interlayer Shields
This letter presents two 7–13-GHz GaAs-SiGe four-channel beamforming chiplets to minimize the chip area. The chips integrate GaAs-based power amplifiers (PAs) and low-noise amplifiers (LNAs) with silicon-based phase and amplitude control modules using gold bumps. To mitigate coupling between the metal patterns of the heterogeneous chips and avoid interference with beamforming performance, a metallic interlayer shield is introduced at the interface. This shield ensures effective integration and preserves the functionality and performance of both the compound and silicon-based components. The fabricated four-channel 3-D heterogeneous integrated radio-frequency front-end chips, using 0.25- $\mu $ m GaAs and 0.13- $\mu $ m SiGe BiCMOS processes, achieve 6-bit amplitude/phase control with 0.5 dB/5.625° resolution with power consumption of 3.6 W (TX) and 1.6 W (RX). The RMS amplitude and phase errors are <0.6> $\mathrm { OP_{1dB}}$ and −1.5-dBm RX IP1dB, with a compact total area of $4.1\times 3.05$ mm2.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
IEEE Solid-State Circuits Letters
IEEE Solid-State Circuits Letters Engineering-Electrical and Electronic Engineering
CiteScore
4.30
自引率
3.70%
发文量
52
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信