Proceedings Eleventh Annual IEEE International ASIC Conference (Cat. No.98TH8372)最新文献_第2页

Threshold voltage roll-off model for low power bulk accumulation MOSFETs 低功率块积累mosfet的阈值电压滚降模型

Proceedings Eleventh Annual IEEE International ASIC Conference (Cat. No.98TH8372) Pub Date : 1998-09-13 DOI: 10.1109/ASIC.1998.722889

B. Austin, X. Tang, J. Meindl, M. Dennen, W. Richards

引用次数: 4

A practical interconnect driven ASIC design procedure 一个实用的互连驱动ASIC设计程序

Proceedings Eleventh Annual IEEE International ASIC Conference (Cat. No.98TH8372) Pub Date : 1998-09-13 DOI: 10.1109/ASIC.1998.722912

Mely Chen Chi, J. Tseng, C.Y. Lee, S. Huang

引用次数: 1

A VHDL-based simulation methodology for estimating switching activity in static CMOS circuits 基于vhdl的静态CMOS电路开关活度估计仿真方法

Proceedings Eleventh Annual IEEE International ASIC Conference (Cat. No.98TH8372) Pub Date : 1998-09-13 DOI: 10.1109/ASIC.1998.723011

A. Sagahyroon, J. Placer, M. Burmood, M. Massoumi

{"title":"A VHDL-based simulation methodology for estimating switching activity in static CMOS circuits","authors":"A. Sagahyroon, J. Placer, M. Burmood, M. Massoumi","doi":"10.1109/ASIC.1998.723011","DOIUrl":"https://doi.org/10.1109/ASIC.1998.723011","url":null,"abstract":"Recently, power dissipation has become a major design constraint for complex VLSI circuits. Designers need tools that rapidly, but accurately, estimate power dissipation in a given design. Two categories of tools are useful for this purpose: (1) power optimization tools and algorithms tightly integrated with logic optimization, and (2) an analysis tool for estimating the power consumption in an existing netlist. This work addresses the latter issue by employing a VHDL-based approach for analysis of power consumption in static CMOS combinational logic designs. The circuits under test will be either the result of logic synthesis with various optimization constraints or hand designs done through schematic capture. The proposed approach will also be used to analyze various known architectures of the same network for power consumption, such as various forms of adders. The work presented in this article consists of three phases: (1) designing smart VHDL simulation models that first measure transition activity at each node of the netlist and then estimate the power based on this activity and on fanout at each node, (2) the generation of smart input stimuli that achieve an upper bound on transition activity and hence power consumption, and (3) analysis of different topologies of the same circuit. The estimates produced by this analysis may provide useful feedback to designers or synthesis tools, allowing for better exploration of the design space.","PeriodicalId":104431,"journal":{"name":"Proceedings Eleventh Annual IEEE International ASIC Conference (Cat. No.98TH8372)","volume":"29 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1998-09-13","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"122461562","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 5

Bipartitioning circuits using TABU search 使用禁忌搜索的双分区电路

Proceedings Eleventh Annual IEEE International ASIC Conference (Cat. No.98TH8372) Pub Date : 1998-09-13 DOI: 10.1109/ASIC.1998.722909

S. Lodha, D. Bhatia

引用次数: 11

Improved subtractive division algorithm 改进减法除法算法

Proceedings Eleventh Annual IEEE International ASIC Conference (Cat. No.98TH8372) Pub Date : 1998-09-13 DOI: 10.1109/ASIC.1998.723032

M. Langhammer

引用次数: 8

A temperature compensation subsystem for an IMEMS CMOS pressure sensor 用于IMEMS CMOS压力传感器的温度补偿子系统

Proceedings Eleventh Annual IEEE International ASIC Conference (Cat. No.98TH8372) Pub Date : 1998-09-13 DOI: 10.1109/ASIC.1998.723056

F. Chávez, A. Olmos, C. Azeredo-Leme, E. Charry

引用次数: 3

A high speed CMOS buffer for driving large capacitive loads in digital ASICs 用于驱动数字集成电路中大容性负载的高速CMOS缓冲器

Proceedings Eleventh Annual IEEE International ASIC Conference (Cat. No.98TH8372) Pub Date : 1998-09-13 DOI: 10.1109/ASIC.1998.723037

R. Secareanu, E. Friedman

引用次数: 7

Timing optimization for testable convergent tree adders 可测试收敛树加法器的时间优化

Proceedings Eleventh Annual IEEE International ASIC Conference (Cat. No.98TH8372) Pub Date : 1998-09-13 DOI: 10.1109/ASIC.1998.722982

J.A. Huang, C.-i.H. Chen, J. Romera

引用次数: 0

Analysis and experimental results of a CVTL buffer design CVTL缓冲器设计的分析与实验结果

Proceedings Eleventh Annual IEEE International ASIC Conference (Cat. No.98TH8372) Pub Date : 1998-09-13 DOI: 10.1109/ASIC.1998.722822

Zheng Zhu, B. Carlson

引用次数: 3

An all CMOS foveal image sensor chip 一种全CMOS中央凹图像传感器芯片

Proceedings Eleventh Annual IEEE International ASIC Conference (Cat. No.98TH8372) Pub Date : 1998-09-13 DOI: 10.1109/ASIC.1998.723085

S. Xia, R. Sridhar, P. Scott, C. Bandera

引用次数: 8