Proceedings Eleventh Annual IEEE International ASIC Conference (Cat. No.98TH8372)最新文献_第9页

Integrated scheduling and allocation of high-level test synthesis 高级测试综合的集成调度和分配

Proceedings Eleventh Annual IEEE International ASIC Conference (Cat. No.98TH8372) Pub Date : 1998-09-13 DOI: 10.1109/ASIC.1998.722808

Tianruo Yang, Zebo Peng

引用次数: 4

VHDL design of embedded processor cores: the industry-standard microcontroller 8051 and 68HC11 VHDL设计嵌入式处理器核心:工业标准微控制器8051和68HC11

Proceedings Eleventh Annual IEEE International ASIC Conference (Cat. No.98TH8372) Pub Date : 1998-09-13 DOI: 10.1109/ASIC.1998.722990

M. Schutti, M. Pfaff, R. Hagelauer

引用次数: 11

A novel monolithic isolator for a communications network interface IC 一种用于通信网络接口集成电路的新型单片隔离器

Proceedings Eleventh Annual IEEE International ASIC Conference (Cat. No.98TH8372) Pub Date : 1998-09-13 DOI: 10.1109/ASIC.1998.722986

Y. Kojima, N. Akiyama, T. Oouchi, M. Amishiro, M. Nemoto, S. Yukutake, A. Watanabe

引用次数: 7

Simulation And Modeling For High Level Design 面向高层次设计的仿真与建模

Proceedings Eleventh Annual IEEE International ASIC Conference (Cat. No.98TH8372) Pub Date : 1998-09-13 DOI: 10.1109/ASIC.1998.722999

J. Barby, C. Ryan

引用次数: 0

Low Power [session summary] 低功耗[会议摘要]

Proceedings Eleventh Annual IEEE International ASIC Conference (Cat. No.98TH8372) Pub Date : 1900-01-01 DOI: 10.1109/ASIC.1998.722811

K. Vaniseghem, Hyun Lee

{"title":"Low Power [session summary]","authors":"K. Vaniseghem, Hyun Lee","doi":"10.1109/ASIC.1998.722811","DOIUrl":"https://doi.org/10.1109/ASIC.1998.722811","url":null,"abstract":"Summary form only given, as follows. Power considerations for today¿s systems are very important. Portable applications, remote applications and consumer products are all driving the need for reduced power consumption. Battery based systems are becoming much more prevalent and consumers do not wish to sacrifice performance. Thus minimizing power consumption is a very hot topic and the focus of this technical session. The session begins with a fabricated MPU design exhibiting very low power consumptiion using a multi-threshold scheme with separation by silicon-on-insulator (SOI) technology. A novel ultra low voltage differential technology with adjustable threshold voltages (and current-mirror and current-inverter applications using floating gate transistors) is presented. High level synthesis scheduling for multiple supply voltages is then presented. Another multiple supply voltage scheme is shown taking advantage of dual supply rails to all cells and proper scheduling of which rail is used for each cell. This scheme saves power at minimal cost of area and timing. Ultra low-power supply voltages below 1V introduce constraints not seen at higher supply voltages. A new MOSFET model is then presented that provides insight into the on/off current interdependence which becomes critical with voltage scaling. A new conditional-sum addition rule for low power applications is then presented. Next paper presents design technique for very low power applied to Speech Codec in the Personal Digital Cellular Phone. The final paper of this session outlines a PC-on-a-chip system using multi-chip package technology. This single package system requires numerous low power features implemented in silicon and this paper demonstrates such a system.","PeriodicalId":104431,"journal":{"name":"Proceedings Eleventh Annual IEEE International ASIC Conference (Cat. No.98TH8372)","volume":"24 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1900-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"134640705","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 0

Design Of Integrated Systems Including Mems And Asics 微机电系统与微机电集成系统的设计

Proceedings Eleventh Annual IEEE International ASIC Conference (Cat. No.98TH8372) Pub Date : 1900-01-01 DOI: 10.1109/ASIC.1998.723090

J. Gilbert, S. Bart, B. Romanowicz

引用次数: 0

ASIC Applications [session summary] ASIC应用[会议摘要]

Proceedings Eleventh Annual IEEE International ASIC Conference (Cat. No.98TH8372) Pub Date : 1900-01-01 DOI: 10.1109/ASIC.1998.722798

G. Kedem, D. Braverman

{"title":"ASIC Applications [session summary]","authors":"G. Kedem, D. Braverman","doi":"10.1109/ASIC.1998.722798","DOIUrl":"https://doi.org/10.1109/ASIC.1998.722798","url":null,"abstract":"Summary form only given, as follows. We find ASIC technology in a wide variety of demanding applications where high performance, low power, small weight or low parts count is a driving factor in design. This session has six articles describing a wide set of diverse applications. We begin with three articles describing ASICs for industrial applications. The first work describes a precision scale controller tha1 increases position resolution by an order of magnitude over existing methodologies. The second work describes a 32 bit embedded SPARC microcontroller designed for high performance motor control. The third details the utilization of a compact neural net design for precisely controlling electrical motor current. The forth work describes FPGA implementation of a Java processor designed to speed up applications v ritten in the popular Java programming language. The FPGA implementation is flexible, allowing the update of the processor design as the Java specification evolves. The fifth article describes the memory architecture of a high performance reconfigurable ATM switch supporting advanced features such as backpressure. The sixth pap r describes an ASIC implementation of the IDEA encryption algorithm. The authors describe an implementation that takes advantage of both temporal and spatial parallelism available in the IDEA algorithm. The HiPCrypto ASIC can encrypt/decrypt data at rates of up to 4.4 Gbps.","PeriodicalId":104431,"journal":{"name":"Proceedings Eleventh Annual IEEE International ASIC Conference (Cat. No.98TH8372)","volume":"1 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1900-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"129333026","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 0

Tutorial workshops 教程研讨会

Proceedings Eleventh Annual IEEE International ASIC Conference (Cat. No.98TH8372) Pub Date : 1900-01-01 DOI: 10.1109/asic.1998.723086

C. Traver

引用次数: 0

Asic Architectures Asic结构

Proceedings Eleventh Annual IEEE International ASIC Conference (Cat. No.98TH8372) Pub Date : 1900-01-01 DOI: 10.1109/ASIC.1998.722945

C. Traver, R. Landers

引用次数: 0