ESSCIRC '89: Proceedings of the 15th European Solid-State Circuits Conference最新文献_第2页

RIM: Routing Into Macrocells and application to an arithmetic processor 路由到宏单元和应用到一个算术处理器

ESSCIRC '89: Proceedings of the 15th European Solid-State Circuits Conference Pub Date : 1989-09-01 DOI: 10.1109/ESSCIRC.1989.5468181

A. Guyot

引用次数: 0

BiCMOS for High Performance Analog and Digital Circuits 用于高性能模拟和数字电路的BiCMOS

ESSCIRC '89: Proceedings of the 15th European Solid-State Circuits Conference Pub Date : 1989-09-01 DOI: 10.1109/ESSCIRC.1989.5468121

H. Pfleiderer, A. Wieder, K. Hart

引用次数: 3

Worst Case Design and Datasheet Generation Techniques for Analog Silicon Compilers 模拟硅编译器的最坏情况设计和数据表生成技术

ESSCIRC '89: Proceedings of the 15th European Solid-State Circuits Conference Pub Date : 1989-09-01 DOI: 10.1109/ESSCIRC.1989.5468146

B. Goffart, J. Jongsma, M. Degrauwe

引用次数: 5

Sigma-Delta versus Binary Weighted AD/DA conversion, what is the most promising? Sigma-Delta和二元加权AD/DA转换，哪个最有前途?

ESSCIRC '89: Proceedings of the 15th European Solid-State Circuits Conference Pub Date : 1989-09-01 DOI: 10.1109/ESSCIRC.1989.5468193

E. Dijkmans, P. Naus

{"title":"Sigma-Delta versus Binary Weighted AD/DA conversion, what is the most promising?","authors":"E. Dijkmans, P. Naus","doi":"10.1109/ESSCIRC.1989.5468193","DOIUrl":"https://doi.org/10.1109/ESSCIRC.1989.5468193","url":null,"abstract":"Though conversion of analog signals to and from digital data is supposed to be a mature, well defined technology, the application in digital signal processing like digital audio unveiled a number of neglected artifacts. Also the correlation between audibility and type of imperfection in the converted signal is only partly covered. Test signals as used on CD records explore only a small part of the converter characteristic with sufficient detail. Bias-dependent glitches, slew-rate distortion, noise-switching, clock-jitter and parasitic coupling, which can seriously degrade the signal, are mostly ignored. The reproduction of low-level signals requires differential linearity to be much better than usually specified. Low-level distortion is produced at every place in the chain between analog input signal and analog output signal where quantization or conversion errors are introduced. In general this distortion is reduced by adding noise as a dither signal to de-correlate errors. The amplitude of the dither varies from one LSB step to several LSB steps, depending on the error to be de-correlated, at the expense of a considerable loss in dynamic range. Error feed-back by noise-shaping can be used to reduce quantization distortion if over-sampling is sufficiently high. Dithering or noise-shaping however can emphasize certain non-linearities generated by the D/A converter, e.g. like level-dependent glitches. Converters that guarantee good low-level reproduction are oversampled noise-shaping coders. These coders obtain linearity by time-averaging in stead of by analog precision.","PeriodicalId":187183,"journal":{"name":"ESSCIRC '89: Proceedings of the 15th European Solid-State Circuits Conference","volume":"26 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1989-09-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"124069812","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 11

A Fully Parallel VLSI-implementation of the Viterbi Decoding Algorithm Viterbi译码算法的全并行vlsi实现

ESSCIRC '89: Proceedings of the 15th European Solid-State Circuits Conference Pub Date : 1989-09-01 DOI: 10.1109/ESSCIRC.1989.5468082

J. Sparsø, H. N. Jorgensen, E. Paaske, Steen Pedersen, T. Rubner-Petersen

引用次数: 0

A 110MHz CMOS Transconductance-C Low-Pass Filter 110MHz CMOS跨导c低通滤波器

ESSCIRC '89: Proceedings of the 15th European Solid-State Circuits Conference Pub Date : 1989-09-01 DOI: 10.1109/ESSCIRC.1989.5468134

B. Nauta, E. Seevinck

引用次数: 7

Optimization of Submicron CMOS Differential Pass-Transistor Logic 亚微米CMOS差分通管逻辑的优化

ESSCIRC '89: Proceedings of the 15th European Solid-State Circuits Conference Pub Date : 1989-09-01 DOI: 10.1109/ESSCIRC.1989.5468086

J. Pasternak, C. Salama

引用次数: 4

A 60 × 58 Integrated Multiplier 一个60 × 58集成乘法器

ESSCIRC '89: Proceedings of the 15th European Solid-State Circuits Conference Pub Date : 1989-09-01 DOI: 10.1109/ESSCIRC.1989.5468056

K. Helwig, K. Getzlaff, S. D. Trong

引用次数: 0

Pipelined 16k Buffer RAM with 300MHz Operating Frequency 流水线16k缓冲RAM与300MHz的工作频率

ESSCIRC '89: Proceedings of the 15th European Solid-State Circuits Conference Pub Date : 1989-09-01 DOI: 10.1109/ESSCIRC.1989.5468115

D. Schmitt-Landsiedel, B. Hoppe, G. Neuendorf, M. Wurm, J. Winnerl

引用次数: 2

Time-Jitter and Instabilities of Gbit/S IC'S Caused by Transmission-Line Interconnections 传输在线互连引起的Gbit/S集成电路的时间抖动和不稳定性

ESSCIRC '89: Proceedings of the 15th European Solid-State Circuits Conference Pub Date : 1989-09-01 DOI: 10.1109/ESSCIRC.1989.5468081

J. Hauenschild, H. Rein

引用次数: 2