Time-Jitter and Instabilities of Gbit/S IC'S Caused by Transmission-Line Interconnections

ESSCIRC '89: Proceedings of the 15th European Solid-State Circuits Conference Pub Date : 1989-09-01 DOI:10.1109/ESSCIRC.1989.5468081

J. Hauenschild, H. Rein

引用次数: 2

Abstract

The influence of transmission-line interconnections between high-speed IC's on time jitter and oscillations is investigated. Simple but flexible methods for estimating these effects are proposed and proved by measurements. The estimations are based on small-signal S-parameter simulations (or measurements). Moreover, various line terminations are discussed. A special Gbit/s bipolar IC was fabricated for the experiments.

查看原文本刊更多论文

传输在线互连引起的Gbit/S集成电路的时间抖动和不稳定性

研究了高速集成电路之间的传输线互连对时间抖动和振荡的影响。提出了一种简单而灵活的估计这些效应的方法，并通过测量加以证明。估计是基于小信号s参数模拟(或测量)。此外，还讨论了各种线路终止。为此制作了专用的gb /s双极集成电路。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

求助全文

约1分钟内获得全文求助全文

来源期刊

ESSCIRC '89: Proceedings of the 15th European Solid-State Circuits Conference

自引率

0.00%

发文量