1987 IEEE International Solid-State Circuits Conference. Digest of Technical Papers最新文献_第7页

An 8Kbyte intelligent cache memory 8Kbyte智能缓存

1987 IEEE International Solid-State Circuits Conference. Digest of Technical Papers Pub Date : 1900-01-01 DOI: 10.1109/ISSCC.1987.1157109

T. Watanabe

{"title":"An 8Kbyte intelligent cache memory","authors":"T. Watanabe","doi":"10.1109/ISSCC.1987.1157109","DOIUrl":"https://doi.org/10.1109/ISSCC.1987.1157109","url":null,"abstract":"WITH THE ADVENT OF FIKE-LINE fabrication technology and incorporation of pipelining architecture, recent single-chip microprocessors have maximum speed as high as several MIPS. On the other hand, the speed of the system bus is relatively low because of slower main memories. To fill this speed gap, the use of cache memories in a microprocessor system has become commonplace. Some modern microprocessors have on-chip memories, and one related paper’ introduced a dedicated chip for the cache memory and memory management unit. A general-purpose intelligent cache memory with 8Kbyte data memories and support functions, will be reported. Four design goals were: compatibility with most high-performance 16b and 32b microprocessor^^'^'^, no-wait cycles at MPU clock rates of 16MHz or higher, cache-miss ratio of less than 57’0, and expandability to a multi-processor system. The first two requirements require the cache memory to operate at an access time of less than 70ns from address strobe signal to ready signal, and at an access time of less than 85ns from address strobe signal to data valid. Tradeoffs between including a larger data memory and integrating more control functions in the cache chip were examined by computer simulation to obtain a solution to the cache-miss ratio. Simulation showed that a data memory of more than 8Kbytes should be introduced on one chip, even if sophisticated housekeeping techniques could be adopted. The best approach was revealed to be the combination of a 4-way set associative placement algorithm, 16bytes block size, L R U replacement algorithm, and use of pre-fetch.","PeriodicalId":102932,"journal":{"name":"1987 IEEE International Solid-State Circuits Conference. Digest of Technical Papers","volume":"8 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1900-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"116159256","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 14

A 32b full custom CPU 一个32b全自定义CPU

1987 IEEE International Solid-State Circuits Conference. Digest of Technical Papers Pub Date : 1900-01-01 DOI: 10.1109/ISSCC.1987.1157129

J. Hinata, A. Ohtsuka, K. Kaneko, J. Korematsu, K. Nishida, H. Shimoyama, O. Tomisawa, Y. Nishiwaki, H. Kimura

引用次数: 3

Modular embedded cache memories for a 32b pipelined RISC microprocessor 用于32b流水线RISC微处理器的模块化嵌入式缓存存储器

1987 IEEE International Solid-State Circuits Conference. Digest of Technical Papers Pub Date : 1900-01-01 DOI: 10.1109/ISSCC.1987.1157111

K. O'Connor

引用次数: 3

A realtime microprogrammable video signal LSI 一种实时微可编程视频信号LSI

1987 IEEE International Solid-State Circuits Conference. Digest of Technical Papers Pub Date : 1900-01-01 DOI: 10.1109/ISSCC.1987.1157138

M. Yamashina, T. Enomoto, T. Kunio, I. Tamitani, H. Harasaki, T. Nishitani, M. Sato, K. Kikuchi

引用次数: 16

A programmable signal processor for array applications 用于阵列应用的可编程信号处理器

1987 IEEE International Solid-State Circuits Conference. Digest of Technical Papers Pub Date : 1900-01-01 DOI: 10.1109/ISSCC.1987.1157133

F. Schlereth, J. Irwin, N. Wild, M. French

引用次数: 1

Program committee 87 ISSCC 项目委员会87 ISSCC

1987 IEEE International Solid-State Circuits Conference. Digest of Technical Papers Pub Date : 1900-01-01 DOI: 10.1109/ISSCC.1987.1157198

引用次数: 0

A 256K SRAM with on-chip power supply conversion 带有片上电源转换的256K SRAM

1987 IEEE International Solid-State Circuits Conference. Digest of Technical Papers Pub Date : 1900-01-01 DOI: 10.1109/ISSCC.1987.1157185

A. Roberts, J. Dreibelbis, G. Braceras, J. Gabric, L. Gilbert, R. Goodwin, E. Hedberg, T. Maffitt, L. Meuniar, D. Moran, P. Nguyen, D. Reed, D. Reismiller, R. Sasaki

引用次数: 12

A 32b CMOS single-chip RISC type processor 32b CMOS单片RISC型处理器

1987 IEEE International Solid-State Circuits Conference. Digest of Technical Papers Pub Date : 1900-01-01 DOI: 10.1109/ISSCC.1987.1157145

A. Marston, G. Burroughs, K. Chen, A. Desroches, G. Emerson, J. Hsu, R. Lee, F. Najami, A. Peebles, K. Peterson, B. Saperstein, J. Wangunhardjo, A. Wiemann, R. Wu

引用次数: 6

A technology commentary - The 30th anniversary of the digest 科技评论——《文摘》创刊30周年

1987 IEEE International Solid-State Circuits Conference. Digest of Technical Papers Pub Date : 1900-01-01 DOI: 10.1109/ISSCC.1987.1157137

R. Swartz

引用次数: 0

A CMOS analog and digital master slice LSI 一个CMOS模拟和数字主片LSI

1987 IEEE International Solid-State Circuits Conference. Digest of Technical Papers Pub Date : 1900-01-01 DOI: 10.1109/ISSCC.1987.1157088

S. Masuda, S. Koazechi, T. Mizuta, K. Kimura, K. Matsumoto, Y. Kitamura

引用次数: 4