发布求助
文献互助 智能选刊 最新文献

2000 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.00CH37103)最新文献

筛选
英文 中文
Adaptive bandwidth DLLs and PLLs using regulated supply CMOS buffers 自适应带宽dll和pll使用稳压供应CMOS缓冲器
2000 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.00CH37103) Pub Date : 2000-06-15 DOI: 10.1109/VLSIC.2000.852868
S. Sidiropoulos, Dean Liu, Jaeha Kim, Gu-Yeon Wei, Mark Horowitz
{"title":"Adaptive bandwidth DLLs and PLLs using regulated supply CMOS buffers","authors":"S. Sidiropoulos, Dean Liu, Jaeha Kim, Gu-Yeon Wei, Mark Horowitz","doi":"10.1109/VLSIC.2000.852868","DOIUrl":"https://doi.org/10.1109/VLSIC.2000.852868","url":null,"abstract":"A technique for designing DLLs and PLLs using CMOS buffers with a regulated supply is presented. By scaling the charge pump current and the output resistance of the regulating amplifier, the proposed loops achieve a wide bandwidth that tracks the operating frequency, a constant damping factor, large operating range and low noise sensitivity. Prototype loops designed in 0.35-/spl mu/m CMOS processes exhibit >10x operating range and less than 1% input tracking jitter.","PeriodicalId":6361,"journal":{"name":"2000 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.00CH37103)","volume":"78 1","pages":"124-127"},"PeriodicalIF":0.0,"publicationDate":"2000-06-15","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"75839875","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 146
A very low power channel select filter for IS-95 CDMA receiver with on-chip tuning 一个非常低功耗的通道选择滤波器的IS-95 CDMA接收机与片上调谐
2000 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.00CH37103) Pub Date : 2000-06-15 DOI: 10.1109/VLSIC.2000.852903
T. Kuo, B. Lusignan
{"title":"A very low power channel select filter for IS-95 CDMA receiver with on-chip tuning","authors":"T. Kuo, B. Lusignan","doi":"10.1109/VLSIC.2000.852903","DOIUrl":"https://doi.org/10.1109/VLSIC.2000.852903","url":null,"abstract":"A channel-select filter with on-chip PLL tuning for CDMA IS-95 has been integrated in a 0.35-/spl mu/m digital CMOS technology. To achieve both low power and robustness, dynamic range scaling is implemented on an elliptic ladder prototype. The dynamic range scaling is based on the special requirement for the wireless receiver. A new method to analyze the trade-off between filter noise and power consumption is presented. The filter and PLL dissipate 2.9 mW and 1.6 mW from a 3-V supply, and the die area is 1.06 mm/sup 2/. The filter achieves 61 dB stopband rejection, 0.05 dB/0.2/spl deg/ I/Q gain/phase mismatch, 100 /spl mu/Vrms input-referred noise, 20 dBm IIP3, and 58 dB SFDR.","PeriodicalId":6361,"journal":{"name":"2000 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.00CH37103)","volume":"2 1","pages":"244-247"},"PeriodicalIF":0.0,"publicationDate":"2000-06-15","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"75956421","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 6
A bit-line leakage compensation scheme for low-voltage SRAM's 一种用于低压SRAM的位线泄漏补偿方案
2000 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.00CH37103) Pub Date : 2000-06-15 DOI: 10.1109/VLSIC.2000.852854
K. Agawa, H. Hara, T. Takayanagi, T. Kuroda
{"title":"A bit-line leakage compensation scheme for low-voltage SRAM's","authors":"K. Agawa, H. Hara, T. Takayanagi, T. Kuroda","doi":"10.1109/VLSIC.2000.852854","DOIUrl":"https://doi.org/10.1109/VLSIC.2000.852854","url":null,"abstract":"The bit-line leakage current of an SRAM, induced by transistor leakage at low V/sub DD/ and dependent on cell data associated with the bit-line, is detected in a pre-charge cycle and compensated for during a read/write cycle. By this scheme, V/sub th/ can be lowered to 0.23 V/sub DD/ in a 0.07 /spl mu/m/1.0 V CMOS, as it was before, keeping V/sub th/ and delay scalability of the high-speed SRAM.","PeriodicalId":6361,"journal":{"name":"2000 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.00CH37103)","volume":"29 1","pages":"70-71"},"PeriodicalIF":0.0,"publicationDate":"2000-06-15","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"77919000","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 17
A selective verify scheme for achieving a 5-MB/s program rate in 3-bit/cell flash memories 一种用于在3位/单元闪存中实现5mb /s程序速率的选择性验证方案
2000 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.00CH37103) Pub Date : 2000-06-15 DOI: 10.1109/VLSIC.2000.852880
H. Kurata, N. Kobayashi, S. Saeki, T. Kawahara
{"title":"A selective verify scheme for achieving a 5-MB/s program rate in 3-bit/cell flash memories","authors":"H. Kurata, N. Kobayashi, S. Saeki, T. Kawahara","doi":"10.1109/VLSIC.2000.852880","DOIUrl":"https://doi.org/10.1109/VLSIC.2000.852880","url":null,"abstract":"The demand for high density and high-speed programming in flash memories has grown because of audio- and video- storage applications. A multilevel technique is the most effective approach to improving memory density, but it requires precise control of a memory cell's Vth that doesn't degrade programming performance. To enable this, we have developed a selective verify scheme for high-speed programming based on simultaneous multilevel programming. A selective verify scheme with asymmetrical cell operation and two-bank operation makes 5-MB/s programming throughput in 3-bit/cell flash memories attainable.","PeriodicalId":6361,"journal":{"name":"2000 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.00CH37103)","volume":"117 1","pages":"166-167"},"PeriodicalIF":0.0,"publicationDate":"2000-06-15","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"79389103","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 5
A 16 GB/s, 0.18 /spl mu/m cache tile for integrated L2 caches from 256 KB to 2 MB 一个16 GB/s, 0.18 /spl mu/m的缓存块，用于集成L2缓存，从256 KB到2 MB
2000 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.00CH37103) Pub Date : 2000-06-15 DOI: 10.1109/VLSIC.2000.852899
J.L. Miller, J. Conary, D. DiMarco
{"title":"A 16 GB/s, 0.18 /spl mu/m cache tile for integrated L2 caches from 256 KB to 2 MB","authors":"J.L. Miller, J. Conary, D. DiMarco","doi":"10.1109/VLSIC.2000.852899","DOIUrl":"https://doi.org/10.1109/VLSIC.2000.852899","url":null,"abstract":"A modular 256 KB advanced transfer cache tile has been developed to implement the on-die second level caches of the 0.18 /spl mu/m Intel(R) Pentium(R) III processor family. The cache tile is stepped from 1 to 8 times to form implementations from 256 KB to 2 MB. Each tile is a self-contained cache delivering a line of 32 B every 2 clock cycles at 1.0 GHz. A charge-share data sense technique overlaps the data and tag array accesses for reduced latency at lower power. Modular tiled cache design also achieves low power through hierarchical power management and reduced test time through PBIST (programmable built in self test).","PeriodicalId":6361,"journal":{"name":"2000 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.00CH37103)","volume":"321 1","pages":"228-231"},"PeriodicalIF":0.0,"publicationDate":"2000-06-15","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"76897827","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 6
A 200 MHz, 3 mW, 16-tap mixed-signal FIR filter 200 MHz, 3 mW, 16分接混合信号FIR滤波器
2000 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.00CH37103) Pub Date : 2000-06-15 DOI: 10.1109/VLSIC.2000.852894
M. Figueroa, Chris Diorio
{"title":"A 200 MHz, 3 mW, 16-tap mixed-signal FIR filter","authors":"M. Figueroa, Chris Diorio","doi":"10.1109/VLSIC.2000.852894","DOIUrl":"https://doi.org/10.1109/VLSIC.2000.852894","url":null,"abstract":"We have built a 16-tap, 7-bit, 200 MHz, mixed-signal FIR filter that consumes 3 mW at 3.3 V. The filter uses p-channel synapse transistors to store the tap coefficients; electron tunneling and hot-electron injection to modify the tap weights; digital registers for the delay line; and multiplying digital-to-analog converters to multiply the digital delay-line values with the analog tap weights. The measured bandwidth is 225 MHz; the measured tap multiplier resolution is 7 bits at 200 MHz. The total die area is 0.13 mm/sup 2/; we can readily scale the design to higher bit resolutions and longer delay-lines.","PeriodicalId":6361,"journal":{"name":"2000 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.00CH37103)","volume":"30 1","pages":"214-215"},"PeriodicalIF":0.0,"publicationDate":"2000-06-15","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"72917740","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 4
A skew and jitter suppressed DLL architecture for high frequency DDR SDRAMs 用于高频DDR dram的倾斜和抖动抑制DLL体系结构
2000 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.00CH37103) Pub Date : 2000-06-15 DOI: 10.1109/VLSIC.2000.852857
T. Hamamoto, S. Kawasaki, K. Furutani, K. Yasuda, Y. Konishi
{"title":"A skew and jitter suppressed DLL architecture for high frequency DDR SDRAMs","authors":"T. Hamamoto, S. Kawasaki, K. Furutani, K. Yasuda, Y. Konishi","doi":"10.1109/VLSIC.2000.852857","DOIUrl":"https://doi.org/10.1109/VLSIC.2000.852857","url":null,"abstract":"This paper demonstrates a skew and jitter suppressed delay locked loop (DLL) architecture used for over 400 Mbps operating DDR SDRAMs. Two novel replica adjusting techniques are introduced, which reduce timing skews between external clocks and data outputs. An improved delay line architecture is introduced, which realizes a high frequency and jitter suppressed DLL.","PeriodicalId":6361,"journal":{"name":"2000 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.00CH37103)","volume":"75 1","pages":"76-81"},"PeriodicalIF":0.0,"publicationDate":"2000-06-15","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"73112748","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 9
A 12 b 105 Msample/s, 850 mW analog to digital converter 12b105msample /s, 850mw模数转换器
2000 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.00CH37103) Pub Date : 2000-06-15 DOI: 10.1109/VLSIC.2000.852892
C. Michalski
{"title":"A 12 b 105 Msample/s, 850 mW analog to digital converter","authors":"C. Michalski","doi":"10.1109/VLSIC.2000.852892","DOIUrl":"https://doi.org/10.1109/VLSIC.2000.852892","url":null,"abstract":"This analog-to-digital converter achieves a minimum sampling rate of 105 Msample/S at a total power dissipation of 850 mW while achieving 11.0 effective number of bits (SNR=68 dB) and an SFDR of >80 dB for sampling analog input frequencies up to 70 MHz. The converter uses a switched capacitor multi-bit per stage architecture and incorporates an on-chip differential input buffer, a dedicated track/hold amplifier and an internally compensated wideband differential reference amplifier. The converter is fabricated on a 0.6 /spl mu/m BiCMOS process.","PeriodicalId":6361,"journal":{"name":"2000 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.00CH37103)","volume":"19 1","pages":"208-211"},"PeriodicalIF":0.0,"publicationDate":"2000-06-15","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"80483425","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 5
A monolithic surface micromachined Z-axis gyroscope with digital output 带有数字输出的单片表面微加工z轴陀螺仪
2000 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.00CH37103) Pub Date : 2000-06-15 DOI: 10.1109/VLSIC.2000.852839
Xuesong Jiang, J. Seeger, M. Kraft, B. Boser
{"title":"A monolithic surface micromachined Z-axis gyroscope with digital output","authors":"Xuesong Jiang, J. Seeger, M. Kraft, B. Boser","doi":"10.1109/VLSIC.2000.852839","DOIUrl":"https://doi.org/10.1109/VLSIC.2000.852839","url":null,"abstract":"A monolithic surface micromachined Z-axis vibratory rate gyroscope with an on-chip A/D converter is fabricated in a monolithic MEMS/circuits technology with 2 /spl mu/m CMOS and 2.25 /spl mu/m-thick mechanical polysilicon. The on-chip position sense circuit uses correlated double sampling to reject 1/f and kT/C noise and resolves 0.02 angstrom displacements. The gyroscope achieves a noise floor of 3/spl deg//sec//spl radic/Hz at atmospheric pressure and operates from a single 5 V supply.","PeriodicalId":6361,"journal":{"name":"2000 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.00CH37103)","volume":"33 1","pages":"16-19"},"PeriodicalIF":0.0,"publicationDate":"2000-06-15","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"85580476","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 121
Level converters with high immunity to power-supply bouncing for high-speed sub-1-V LSIs 具有高抗电源弹跳度的电平转换器，用于高速低于1 v的lsi
2000 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.00CH37103) Pub Date : 2000-06-15 DOI: 10.1109/VLSIC.2000.852890
Y. Kanno, H. Mizuno, K. Tanaka, T. Watanabe
{"title":"Level converters with high immunity to power-supply bouncing for high-speed sub-1-V LSIs","authors":"Y. Kanno, H. Mizuno, K. Tanaka, T. Watanabe","doi":"10.1109/VLSIC.2000.852890","DOIUrl":"https://doi.org/10.1109/VLSIC.2000.852890","url":null,"abstract":"We have developed a pump-hopping level-up converter and a differential-input, level-down converter that, enable level conversion for I/O interfacing in sub-1-V LSIs. The level-up converter transforms signals of 0.64 V to 3.6 V within 5 ns with a 0.14-/spl mu/m CMOS technology. The differential input level down converter enables stable operation even at VDD of 0.5 V. These proposed level converters also provide the immunity against power-supply bouncing, which is essential for low-voltage and high-speed LSIs.","PeriodicalId":6361,"journal":{"name":"2000 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.00CH37103)","volume":"10 1","pages":"202-203"},"PeriodicalIF":0.0,"publicationDate":"2000-06-15","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"85905222","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 46
首页 上一页 下一页 尾页
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整，为了账户安全，请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
请完成安全验证×
相关产品
×
本文献相关产品
联系我们：info@booksci.cn Book学术提供免费学术资源搜索服务，方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号：481959085
Book学术官方微信