2000 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.00CH37103)最新文献

A translinear-based chip for linear LINC transmitters 一种用于线性LINC发射机的跨线性芯片

2000 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.00CH37103) Pub Date : 2000-06-15 DOI: 10.1109/VLSIC.2000.852851

Bo Shi, L. Sundstrom

引用次数: 10

A next generation channeled-DRAM architecture with direct background-operation and delayed channel-replacement techniques 具有直接后台操作和延迟通道替换技术的下一代通道dram架构

2000 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.00CH37103) Pub Date : 2000-06-15 DOI: 10.1109/VLSIC.2000.852864

Y. Yabe, N. Nakamura, Y. Aimoto, M. Motomura, Yasuhiro Matsui, Y. Adakura

{"title":"A next generation channeled-DRAM architecture with direct background-operation and delayed channel-replacement techniques","authors":"Y. Yabe, N. Nakamura, Y. Aimoto, M. Motomura, Yasuhiro Matsui, Y. Adakura","doi":"10.1109/VLSIC.2000.852864","DOIUrl":"https://doi.org/10.1109/VLSIC.2000.852864","url":null,"abstract":"As processor performance is reaching the level of executing a single instruction in 1 ns, long memory latencies have become a critical problem, because a single memory access could stall the execution of hundreds of instructions. A recently announced channeled-DRAM approaches this problem by integrating a small low-latency buffer, called \"channels\", in front of a DRAM core in order to reduce the effective memory latency. Since the channels can provide intrinsically faster access than that of a bare DRAM core when they hit, key considerations in this architecture become (1) how to achieve high channel hit rates and (2) how to reduce the channel-miss latencies. Since channeled-DRAMs rely on an external memory controller to handle all the channel management, design of the memory controller heavily dominates the first issue. In this paper, we propose two novel techniques for reducing the channel-miss latencies: direct background operation and delayed channel replacement. We examined these techniques in a future 256-Mb DRAM with a 200-MHz double-data-rate (DDR) synchronous interface. Both SPICE simulation results (that show channel-miss latency reduction) and system-level simulation results (that reveal system-level performance improvement) are presented.","PeriodicalId":6361,"journal":{"name":"2000 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.00CH37103)","volume":null,"pages":null},"PeriodicalIF":0.0,"publicationDate":"2000-06-15","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"75391713","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 2

Linearization method for fast voltage-to-current converters 快速电压-电流变换器的线性化方法

2000 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.00CH37103) Pub Date : 2000-06-15 DOI: 10.1109/VLSIC.2000.852874

C. Paulus, R. Thewes

引用次数: 0

On-chip picosecond time measurement 片上皮秒时间测量

2000 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.00CH37103) Pub Date : 2000-06-15 DOI: 10.1109/VLSIC.2000.852849

V. Gutnik, A. Chandrakasan

引用次数: 68

Addressing ESD for microprocessors and ASICs in 21st century technologies 21世纪微处理器和专用集成电路ESD技术的研究

2000 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.00CH37103) Pub Date : 2000-06-15 DOI: 10.1109/VLSIC.2000.852858

A. Amerasekera

引用次数: 4

A 1.8 V 18 Mb DDR CMOS SRAM with power reduction techniques 采用功耗降低技术的1.8 V 18mb DDR CMOS SRAM

2000 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.00CH37103) Pub Date : 2000-06-15 DOI: 10.1109/VLSIC.2000.852855

A. Kawasumi, A. Suzuki, H. Hatada, Y. Takeyama, O. Hirabayashi, Y. Kameda, T. Hamano, N. Otsuka

引用次数: 4

Comparative delay, noise and energy of high-performance domino adders with stack node preconditioning (SNP) 基于堆栈节点预处理(SNP)的高性能domino加法器的延迟、噪声和能量比较

2000 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.00CH37103) Pub Date : 2000-06-15 DOI: 10.1109/VLSIC.2000.852886

Yibin Ye, J. Tschanz, S. Narendra, S. Borkar, M. Stan, V. De

引用次数: 7

VLSI implementation of dynamically reconfigurable hardware-based cryptosystem 基于硬件的动态可重构密码系统的VLSI实现

2000 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.00CH37103) Pub Date : 2000-06-15 DOI: 10.1109/VLSIC.2000.852891

Y. Mitsuyama, Z. Andales, T. Onoye, I. Shirakawa

引用次数: 0

A CMOS image sensor for focal-plane low-power motion vector estimation 一种用于焦平面低功耗运动矢量估计的CMOS图像传感器

2000 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.00CH37103) Pub Date : 2000-06-15 DOI: 10.1109/VLSIC.2000.852842

D. Handoko, Shoji Kawahito, M. Kumahara, Akira Matsuzawa

引用次数: 22

A variable gain CMOS amplifier with exponential gain control 具有指数增益控制的可变增益CMOS放大器

2000 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.00CH37103) Pub Date : 2000-06-15 DOI: 10.1109/VLSIC.2000.852875

Christopher W. Mangelsdorf

引用次数: 59