IEEE Journal on Exploratory Solid-State Computational Devices and Circuits最新文献

{"title":"Reference-Load Sharing Scheme: An Area- and Energy-Efficient Nonvolatile Register Design Using MTJ Devices","authors":"Masanori Natsui;Tomoo Yoshida;Takahiro Hanyu","doi":"10.1109/JXCDC.2025.3611365","DOIUrl":"https://doi.org/10.1109/JXCDC.2025.3611365","url":null,"abstract":"This article proposes a circuit configuration for an area- and energy-efficient nonvolatile register using magnetic tunnel junction (MTJ) devices, suitable for persistent computation in intermittent computing environments. The proposed configuration, named the reference-load sharing scheme (RLSS), stores 1 bit of information using the resistance of a dedicated MTJ device and a composite resistance formed by multiple MTJ devices, which serves as a shared reference resistance across all bits. This configuration reduces both the total number of MTJ devices and the energy consumption required for data retention while also decreasing the circuit area through simplifying the write current control circuitry. Functional simulations using a 55-nm CMOS/MTJ-hybrid process technology confirm the advantage of the RLSS across 4-, 8-, 16-, and 32-bit registers. Furthermore, post-layout simulations quantitatively demonstrate that the proposed configuration reduces the backup energy by up to 47.8% and circuit area by up to 38.1% compared to conventional designs.","PeriodicalId":54149,"journal":{"name":"IEEE Journal on Exploratory Solid-State Computational Devices and Circuits","volume":"11 ","pages":"90-98"},"PeriodicalIF":2.7,"publicationDate":"2025-09-18","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=11172316","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"145210104","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"OA","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

{"title":"FIMA: A Scalable Ferroelectric Compute-in-Memory Annealer for Accelerating Boolean Satisfiability","authors":"Mohammad Khairul Bashar;T. H. Pantha;Z. Li;M. Farasat;S. Datta;V. Narayanan;S. Dutta;N. Shukla","doi":"10.1109/JXCDC.2025.3603942","DOIUrl":"https://doi.org/10.1109/JXCDC.2025.3603942","url":null,"abstract":"In-memory compute kernels present a promising approach for addressing data-centric workloads. However, their scalability—particularly for computationally intensive tasks solving combinatorial optimization problems such as Boolean satisfiability (SAT), which are inherently difficult to decompose—remains a significant challenge. In this work, we propose a ferroelectric nonvolatile memory (NVM)-based compute-in-memory annealer for solving the Boolean MaxSAT problem. We experimentally demonstrate the computational functionality of the NVM array using a compact <inline-formula> <tex-math>$20 times 10$ </tex-math></inline-formula> HZO-/IWO-based ferroelectric field-effect-transistor (FeFET) array. More importantly, through experimentally calibrated simulations, we demonstrate that our solution is compatible with a modular memory architecture, allowing the problem sizes to exceed the capacity of a single memory array. Our approach not only addresses the size limitations imposed by the read margin (RM) of individual arrays but also opens new avenues for integrating such accelerators as back-end solutions in advanced computing platforms.","PeriodicalId":54149,"journal":{"name":"IEEE Journal on Exploratory Solid-State Computational Devices and Circuits","volume":"11 ","pages":"81-89"},"PeriodicalIF":2.7,"publicationDate":"2025-08-29","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=11143213","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"145028013","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"OA","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

{"title":"Polar-Axis Orientation Fluctuations and the Impact on the Intrinsic Variability in Ferroelectric Capacitors","authors":"Wei Zhang;Jianze Wang;Xuanyao Fong","doi":"10.1109/JXCDC.2025.3586589","DOIUrl":"https://doi.org/10.1109/JXCDC.2025.3586589","url":null,"abstract":"We utilized phase-field simulations to investigate the effects of polar-axis (PA) orientation fluctuations on the extrinsic properties of single ferroelectric (FE) grains, focusing on the coercive electrical field (EC) and the remnant polarization (Pr). The underlying mechanisms through which PA orientation fluctuations influence polarization behavior are studied to gain insights into variations in FE device performance and reliability. In addition, we used the Voronoi algorithm to simulate multigrain (MG) FE capacitors and assess the impact of PA orientation fluctuations on the device variability of polycrystalline FE capacitors. Our analysis shows that the PA orientation, which is a significant intrinsic factor, collectively contributes to device variability. We conclude that engineering the PA orientation helps to optimize FE device performance and reliability, which is crucial for the development of high-performance FE memory technologies.","PeriodicalId":54149,"journal":{"name":"IEEE Journal on Exploratory Solid-State Computational Devices and Circuits","volume":"11 ","pages":"74-80"},"PeriodicalIF":2.0,"publicationDate":"2025-07-07","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=11072438","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"144680903","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"OA","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

{"title":"Reconfigurable Ferroelectric Bandpass Filter With Low-Frequency Noise Analysis for Intracardiac Electrogram Monitoring","authors":"Jianwei Jia;Zhenge Jia;Omkar Phadke;Yiyu Shi;Shimeng Yu","doi":"10.1109/JXCDC.2025.3584711","DOIUrl":"https://doi.org/10.1109/JXCDC.2025.3584711","url":null,"abstract":"Implantable cardioverter defibrillators (ICDs) provide real-time monitoring and immediate defibrillation for life-threatening arrhythmias. However, the intracardiac electrogram (IEGM) acquisition of ICDs faces stringent constraints, including power consumption, low-frequency noise, and patient-specific physiological variability. This article introduces an ultralow-power, high-resolution, reconfigurable three-stage bandpass filter designed specifically for IEGM, utilizing ferroelectric field-effect transistor (FeFET) technology provided by a foundry platform. By employing adjustable threshold voltage <inline-formula> <tex-math>$V {_{text {th}}}$ </tex-math></inline-formula> and gate capacitance of FeFET as programmable pseudo-high-value resistors (PHVRs) and capacitor structures, the filter enables personalized cardiac signal isolation tailored to individual patient needs. In addition, this work incorporates, for the first time, a comprehensive low-frequency noise model covering the entire operational region of FeFET into circuit-level analysis. Based on GlobalFoundries (GF) 28-nm SLPe FeFET-enabled process, the proposed filter achieves a wide gain tuning range (17–77 dB) and a flexible bandwidth tuning range (0.5–19 Hz for low cutoff frequency and 23–138 Hz for high cutoff frequency), with an average power consumption of 257 nW and minimum 11-<inline-formula> <tex-math>$mu $ </tex-math></inline-formula>V resolution.","PeriodicalId":54149,"journal":{"name":"IEEE Journal on Exploratory Solid-State Computational Devices and Circuits","volume":"11 ","pages":"67-73"},"PeriodicalIF":2.0,"publicationDate":"2025-06-30","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=11059896","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"144606362","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"OA","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

{"title":"An Investigation of Minimum Supply Voltage of 5-nm SRAM From 300 K Down to 10 K","authors":"Hafeez Raza;Shivendra Singh Parihar;Yogesh Singh Chauhan;Hussam Amrouch;Avinash Lahgere","doi":"10.1109/JXCDC.2025.3560215","DOIUrl":"https://doi.org/10.1109/JXCDC.2025.3560215","url":null,"abstract":"In this article, we present a comprehensive study of the impact of cryogenic temperatures on the minimum operating voltage (<inline-formula> <tex-math>$V_{min }$ </tex-math></inline-formula>) of 5-nm Fin Field-Effect Transistors (FinFETs)-based Static Random Access Memory (SRAM) cells. To perform the SRAM <inline-formula> <tex-math>$V_{min }$ </tex-math></inline-formula> evaluation, we have measured the FinFETs fabricated using a commercial 5-nm technology down to 10 K. Next, we calibrate a cryogenic-aware BSIM-CMG FinFET compact model, which we use with our SRAM evaluation framework. For a comprehensive study, we evaluate three industry-standard SRAM cell types: 1) high-density cell (HDC); 2) low-voltage cell (LVC); and 3) high-performance cell (HPC). We analyze the impact of the threshold voltage (<inline-formula> <tex-math>$V_{text {TH}}$ </tex-math></inline-formula>) and gate length (<inline-formula> <tex-math>$L_{G}$ </tex-math></inline-formula>)-only variations on the SRAM noise resilience. At cryogenic temperature, minimum read voltage (<inline-formula> <tex-math>$V_{min ,R}$ </tex-math></inline-formula>) =0.15 V (62% decrease from room temperature) and minimum write voltage (<inline-formula> <tex-math>$V_{min ,W}$ </tex-math></inline-formula>) =0.45 V are achieved without read-/write-assist circuits. We also highlight that the LVC provides the best tradeoff for <inline-formula> <tex-math>$V_{min }$ </tex-math></inline-formula> between read and write operations for low-power cryogenic applications.","PeriodicalId":54149,"journal":{"name":"IEEE Journal on Exploratory Solid-State Computational Devices and Circuits","volume":"11 ","pages":"42-50"},"PeriodicalIF":2.0,"publicationDate":"2025-04-11","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=10963695","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"143925318","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"OA","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

{"title":"A Passive and Scalable High-Order Neuromorphic Circuit Enabled by Mott Memristors","authors":"Zikang Lin;Xiaohui Wu;Shujing Zhao;Weihua Liu;Xin Li;Li Geng;Chuanyu Han","doi":"10.1109/JXCDC.2025.3573709","DOIUrl":"https://doi.org/10.1109/JXCDC.2025.3573709","url":null,"abstract":"In this study, VO2 Mott memristors have been successfully fabricated, leading to the proposal of a passive and scalable high-order neural circuit. This circuit consists of two coupled VO2 Mott memristors, two resistors, and three capacitors. The proposed high-order neural circuit demonstrates 11 distinct firing behaviors similar to those of biological neurons, along with controllable burst firing patterns. The spikes, interspike interval (ISI) within a burst, and the quiescence interval between bursts can be adjusted by varying the capacitance and resistance values. In addition, this circuit operates without the need for a bias supply or inductors, enhancing its scalability. This design not only improves circuit interconnection but also effectively reduces power consumption, providing a solid foundation for the development of spiking neural networks (SNNs).","PeriodicalId":54149,"journal":{"name":"IEEE Journal on Exploratory Solid-State Computational Devices and Circuits","volume":"11 ","pages":"60-66"},"PeriodicalIF":2.0,"publicationDate":"2025-03-26","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=11015876","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"144492399","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"OA","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

{"title":"CFET Beyond 3 nm: SRAM Reliability Under Design-Time and Run-Time Variability","authors":"Sufia Shahin;Swati Deshwal;Anirban Kar;Mahdi Benkhelifa;Yogesh S. Chauhan;Hussam Amrouch","doi":"10.1109/JXCDC.2025.3568622","DOIUrl":"https://doi.org/10.1109/JXCDC.2025.3568622","url":null,"abstract":"This work investigates the reliability of complementary field-effect transistors (CFETs) by addressing both design-time variability arising from process variations and run-time variability due to temperature and aging effects. A rigorously calibrated TCAD model, validated against experimental CFET data, is employed to quantify the impact of metal gate granularity (MGG)-induced work-function variation (WFV) and random dopant fluctuation (RDF) on key device parameters, including the threshold voltage (<inline-formula> <tex-math>$V_{mathrm {TH}}$ </tex-math></inline-formula>), <sc>on</small>-state current (<inline-formula> <tex-math>$I_{mathrm {ON}}$ </tex-math></inline-formula>), and <sc>off</small>-state current (<inline-formula> <tex-math>$I_{mathrm {OFF}}$ </tex-math></inline-formula>). Temperature-dependent variability is systematically analyzed to further elucidate the behavior of these advanced devices. To capture the dynamic effects of aging, the reaction-diffusion (RD) framework—which accounts for defect generation due to negative bias temperature instability (NBTI)—is implemented in TCAD, enabling detailed modeling of trap generation and the corresponding <inline-formula> <tex-math>$V_{mathrm {TH}}$ </tex-math></inline-formula> shifts in p-type transistors under varying gate stress biases (<inline-formula> <tex-math>$V_{mathrm {GSTR}}$ </tex-math></inline-formula>) and operating temperatures. At the circuit level, a full array of 6T-static random access memory (SRAM) cells with the requisite peripheral circuits is simulated using SPICE after careful calibration of the industry-standard compact model of gate-all-around (BSIM-CMG) against the TCAD data. The variability analysis reveals that the access disturb margin achieves a cell sigma (<inline-formula> <tex-math>$mu /sigma $ </tex-math></inline-formula>) of 17.4 at nominal supply voltage, significantly exceeding the <inline-formula> <tex-math>$6sigma $ </tex-math></inline-formula> robustness criterion for read disturbances. Moreover, as the operating temperature increases from 300 to 398 K, the read static noise margin (RSNM) and hold static noise margin (HSNM) degrade by 13.7% and 6.37%, respectively, while the write static noise margin (WSNM) improves by 18.3%. These findings provide critical insights into the design tradeoffs and reliability challenges of CFET-based SRAMs.","PeriodicalId":54149,"journal":{"name":"IEEE Journal on Exploratory Solid-State Computational Devices and Circuits","volume":"11 ","pages":"51-59"},"PeriodicalIF":2.0,"publicationDate":"2025-03-09","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=10994809","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"144243672","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"OA","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

{"title":"Cryogenic Hyperdimensional In-Memory Computing Using Ferroelectric TCAM","authors":"Shivendra Singh Parihar;Shubham Kumar;Swetaki Chatterjee;Girish Pahwa;Yogesh Singh Chauhan;Hussam Amrouch","doi":"10.1109/JXCDC.2025.3547797","DOIUrl":"https://doi.org/10.1109/JXCDC.2025.3547797","url":null,"abstract":"Cryogenic operations of electronics present a significant step forward to achieve huge demand of in-memory computing (IMC) for high-performance computing, quantum computing, and military applications. Ferroelectric (FE) is a promising candidate to develop the complementary metal oxide semiconductor (CMOS)-compatible nonvolatile memories. Hence, in this work, we investigate the effectiveness of IMC using emerging FE technology at the 5-nm technology node. To achieve that, we begin by characterizing commercial 5-nm fin field-effect transistors (FinFETs) from room temperature (300 K) down to cryogenic temperature (10 K). Then, we carefully calibrate the first industry-standard cryogenic-aware compact model [Berkeley Short-channel IGFET Model-Common Multi-Gate (BSIM-CMG)] to accurately reproduce the measurements. Afterward, we use the Preisach-model-based approach to incorporate the impact of FE within the BSIM-CMG model framework using the measurements from FE capacitor to realize ferroelectric fin field-effect transistors (Fe-FinFETs) operating from 300 down to 10 K. Then, as proof of concept, we focus on <inline-formula> <tex-math>$1times 8$ </tex-math></inline-formula> ternary content addressable memory (TCAM) array that is used to perform language classification and voice recognition using brain-inspired hyperdimensional IMC. Our comprehensive analysis spans from investigating the delay, power, and energy efficiency of TCAM-based IMC all the way up to calculating error probabilities in which we compare the figure of merits obtained from the emerging Fe-FinFET against classical FinFET-based IMC. We reveal that cryogenic temperatures lead to the worst performance in Fe-FinFET-based TCAM. Hence, we have also proposed solutions to improve the cryogenic performance of Fe-FinFET-based TCAM.","PeriodicalId":54149,"journal":{"name":"IEEE Journal on Exploratory Solid-State Computational Devices and Circuits","volume":"11 ","pages":"34-41"},"PeriodicalIF":2.0,"publicationDate":"2025-03-04","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=10909519","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"143777945","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"OA","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

{"title":"Device Nonideality-Aware Compute-in-Memory Array Architecting: Direct Voltage Sensing, I–V Symmetric Bitcell, and Padding Array","authors":"Jianzi Jin;Shifan Gao;Cimang Lu;Xiang Qiu;Yi Zhao","doi":"10.1109/JXCDC.2025.3539470","DOIUrl":"https://doi.org/10.1109/JXCDC.2025.3539470","url":null,"abstract":"A voltage sensing compute-in-memory (CIM) architecture has been designed to improve the analog computing accuracy, and a chip on 90-nm flash platform has been successfully fabricated, with the bidirectional operation enabled by the symmetric bitcell structure. By padding the weight sum to a global value for all bit lines (BLs), the costly multiplication postprocessing can be efficiently performed with the analog operation inside the array. The BL-differential voltage output scheme has two unique invariances. First, the so-called scaling invariance allows the weight matrix to be scaled to the full range for every BL. Second, the shifting invariance allows the weight to be tuned to a larger conductance with a better I–V linearity. Combined with the distributed padding, input voltage loss can also be reduced by suppressing the IR drop. The above schemes can significantly improve the linearity and reduce the relative weight error by >50%, as confirmed in applications from MNIST to face recognition, making it a promising solution for advanced artificial intelligence (AI) and memory computing applications.","PeriodicalId":54149,"journal":{"name":"IEEE Journal on Exploratory Solid-State Computational Devices and Circuits","volume":"11 ","pages":"19-24"},"PeriodicalIF":2.0,"publicationDate":"2025-02-05","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=10876176","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"143553318","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"OA","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

{"title":"Binarized Neural-Network Parallel-Processing Accelerator Macro Designed for an Energy Efficiency Higher Than 100 TOPS/W","authors":"Yusaku Shiotsu;Satoshi Sugahara","doi":"10.1109/JXCDC.2025.3538702","DOIUrl":"https://doi.org/10.1109/JXCDC.2025.3538702","url":null,"abstract":"A binarized neural-network (BNN) accelerator macro is developed based on a processing-in-memory (PIM) architecture having the ability of eight-parallel multiply-accumulate (MAC) processing. The parallel-processing PIM macro, referred to as a PPIM macro, is designed to perform the parallel processing with no use of multiport SRAM cells and to achieve the energy minimum point (EMP) operation for inference. The proposed memory array in the PPIM macro is configured with single-port Schmitt-trigger-type cells just by adding multiple bit lines with spatial address mapping modulation, resulting in a highly area-efficient cell array. The EMP operation of the developed PPIM macro can maximize the energy efficiency. As a result, an energy efficiency higher than 100 tera-operations-per-second per Watt (TOPS/W) can be achieved at around the EMP voltage. The EMP operation is also beneficial for enhancing the processing performance [measured in units of tera-operations per second (TOPS)] of the macro. The performance of fully connected-layer (FCL) networks configured with a multiple of the PPIM macro is also demonstrated.","PeriodicalId":54149,"journal":{"name":"IEEE Journal on Exploratory Solid-State Computational Devices and Circuits","volume":"11 ","pages":"25-33"},"PeriodicalIF":2.0,"publicationDate":"2025-02-04","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=10870055","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"143602032","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"OA","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}