1986 IEEE International Solid-State Circuits Conference. Digest of Technical Papers最新文献_第7页

A 2Gb/s silicon NMOS laser driver 2Gb/s硅NMOS激光驱动器

1986 IEEE International Solid-State Circuits Conference. Digest of Technical Papers Pub Date : 1900-01-01 DOI: 10.1109/ISSCC.1986.1156875

R. Swartz, A. Voshchenkov, G. Chin, S. N. Finegan, M. Lau, M. Morris, V. Archer, P. Ko

引用次数: 3

A 50µA standby 1MW × 1b/256KW × 4b CMOS DRAM 50µA待机1MW × 1b/256KW × 4b CMOS DRAM

1986 IEEE International Solid-State Circuits Conference. Digest of Technical Papers Pub Date : 1900-01-01 DOI: 10.1109/ISSCC.1986.1156942

S. Fujii, S. Saito, Y. Okada, M. Sato, S. Sawada, S. Shinozaki, K. Natori, O. Ozawa

引用次数: 5

A 50Mb/s CMOS LED driver circuit 50Mb/s CMOS LED驱动电路

1986 IEEE International Solid-State Circuits Conference. Digest of Technical Papers Pub Date : 1900-01-01 DOI: 10.1109/ISSCC.1986.1156949

A. Fisher, N. Linde

引用次数: 0

A smear-suppressing CCD imager 一种抑制涂片的CCD成像仪

1986 IEEE International Solid-State Circuits Conference. Digest of Technical Papers Pub Date : 1900-01-01 DOI: 10.1109/ISSCC.1986.1157017

T. Kuroda, T. Kuriyama, Y. Matsuda, T. Kozono, S. Matsumoto, Y. Hiroshima, K. Horii

引用次数: 10

A 47ns 64KW × 4b CMOS DRAM with relaxed timing requirements 一个47ns 64KW × 4b CMOS DRAM与宽松的时序要求

1986 IEEE International Solid-State Circuits Conference. Digest of Technical Papers Pub Date : 1900-01-01 DOI: 10.1109/ISSCC.1986.1156944

T. Kobayashi, K. Arimoto, Y. Ikeda, M. Hatanaka, K. Mashiko, M. Yamada

引用次数: 1

A bipolar 32b processor chip 双极32b处理器芯片

1986 IEEE International Solid-State Circuits Conference. Digest of Technical Papers Pub Date : 1900-01-01 DOI: 10.1109/ISSCC.1986.1156966

F. Buckley, S. Chen, J. Hilse, M. Homan, G. Machol, L. Pereira, J. Terry, G. Watanabe

引用次数: 2

A monolithic data access and line interface chip for modems and PBX trunks 用于调制解调器和PBX中继的单片数据访问和线路接口芯片

1986 IEEE International Solid-State Circuits Conference. Digest of Technical Papers Pub Date : 1900-01-01 DOI: 10.1109/ISSCC.1986.1156916

M. Snowden, S. Falater

引用次数: 0

A 32b microprocessor for Smalltalk 用于Smalltalk的32b微处理器

1986 IEEE International Solid-State Circuits Conference. Digest of Technical Papers Pub Date : 1900-01-01 DOI: 10.1109/ISSCC.1986.1156983

J. Pendelton, S. Kong, E. Brown, F. Dunlap, C. Marino, D. Ungar, D. Patterson, D. Hodges

引用次数: 1

A 3ns 32K bipolar RAM 3ns 32K双极RAM

1986 IEEE International Solid-State Circuits Conference. Digest of Technical Papers Pub Date : 1900-01-01 DOI: 10.1109/ISSCC.1986.1156896

Y. Chan, J. Brown, R. Nijhuis, C. Rivadeneira, J. Struk

引用次数: 13

A 19ns 250mW programmable logic device 19ns 250mW可编程逻辑器件

1986 IEEE International Solid-State Circuits Conference. Digest of Technical Papers Pub Date : 1900-01-01 DOI: 10.1109/ISSCC.1986.1156928

J. Pathak, H. Kurowski, R. Pugh, R. Shrivastava, F. Jenne

{"title":"A 19ns 250mW programmable logic device","authors":"J. Pathak, H. Kurowski, R. Pugh, R. Shrivastava, F. Jenne","doi":"10.1109/ISSCC.1986.1156928","DOIUrl":"https://doi.org/10.1109/ISSCC.1986.1156928","url":null,"abstract":"FAST PROGRAMMABLE LOGIC DEVICES are traditionally implemented in the bipolar fuse technology. Bipolar fuse technology satisfies the speed requirement of these devices, but has two major disadvantages: ( I ) significantly higher power consumption and, (2) fuse technology does not allow reprogrammability and 100% testability. High-speed CMOS technology along with the demonstrated reliability and reprogrammability of FAMOS devices is gaining momentum in high-speed programmable logic design. A 19ns, low-power 250mW, 44-input term and 132 product term programmable logic device using 1 . 2 ~ N-well CMOS EPROM technology will be described. The power is one fourth of equivalent bipolar parts. Both the N and P channel peripheral transistors use self-aligned, shallow-junction, lightlydoped drains (LDD). The LDD structure reduces overlap capacitance and minimizes hot electron injection. The programmable element is a two-transistor FAMOS cell optimized for speed and programmability; Figure 1. The cell size is 133p2. The programming characteristic is shown in Figure 2. The technology uses a back bias generator, which reduces the parasitic capacitance, improves field threshold for better programming and provides latch up immunity greater than 200mA. The die size is 3.lmm x 4.lmm; Figure 3. Typical propagation delay of 19ns and clock to output of lOns","PeriodicalId":440688,"journal":{"name":"1986 IEEE International Solid-State Circuits Conference. Digest of Technical Papers","volume":"75 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1900-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"127206224","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 4