双极32b处理器芯片

1986 IEEE International Solid-State Circuits Conference. Digest of Technical Papers Pub Date : 1900-01-01 DOI:10.1109/ISSCC.1986.1156966

F. Buckley, S. Chen, J. Hilse, M. Homan, G. Machol, L. Pereira, J. Terry, G. Watanabe

{"title":"双极32b处理器芯片","authors":"F. Buckley, S. Chen, J. Hilse, M. Homan, G. Machol, L. Pereira, J. Terry, G. Watanabe","doi":"10.1109/ISSCC.1986.1156966","DOIUrl":null,"url":null,"abstract":"The architecture, circuitry, packaging and design of a 14×16mm 32b CPU chip dissipating 16W will be described. The chip, which has been built in a 2μm bipolar process with 8-level cascode ECL circuitry, executes a mainframe instruction set.","PeriodicalId":440688,"journal":{"name":"1986 IEEE International Solid-State Circuits Conference. Digest of Technical Papers","volume":"34 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1900-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"A bipolar 32b processor chip\",\"authors\":\"F. Buckley, S. Chen, J. Hilse, M. Homan, G. Machol, L. Pereira, J. Terry, G. Watanabe\",\"doi\":\"10.1109/ISSCC.1986.1156966\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The architecture, circuitry, packaging and design of a 14×16mm 32b CPU chip dissipating 16W will be described. The chip, which has been built in a 2μm bipolar process with 8-level cascode ECL circuitry, executes a mainframe instruction set.\",\"PeriodicalId\":440688,\"journal\":{\"name\":\"1986 IEEE International Solid-State Circuits Conference. Digest of Technical Papers\",\"volume\":\"34 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1900-01-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"1986 IEEE International Solid-State Circuits Conference. Digest of Technical Papers\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ISSCC.1986.1156966\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"1986 IEEE International Solid-State Circuits Conference. Digest of Technical Papers","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISSCC.1986.1156966","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 2

摘要

本文将描述功耗为16W的14×16mm 32b CPU芯片的架构、电路、封装和设计。该芯片采用2μm双极工艺，采用8级级联码ECL电路，执行大型机指令集。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

A bipolar 32b processor chip

The architecture, circuitry, packaging and design of a 14×16mm 32b CPU chip dissipating 16W will be described. The chip, which has been built in a 2μm bipolar process with 8-level cascode ECL circuitry, executes a mainframe instruction set.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

1986 IEEE International Solid-State Circuits Conference. Digest of Technical Papers

自引率

0.00%

发文量