1986 IEEE International Solid-State Circuits Conference. Digest of Technical Papers最新文献

A digital processor for decoding of composite TV signals using adaptive filtering 一种使用自适应滤波对复合电视信号进行解码的数字处理器

1986 IEEE International Solid-State Circuits Conference. Digest of Technical Papers Pub Date : 1986-10-01 DOI: 10.1109/ISSCC.1986.1157019

M. Yoshimoto, S. Nakagawa, K. Murakami, S. Asai, Y. Akasaka, Y. Nakajima, Y. Horiba

引用次数: 9

Technology commentary - In perspective: The tunnel diode 技术评论-透视:隧道二极管

1986 IEEE International Solid-State Circuits Conference. Digest of Technical Papers Pub Date : 1900-01-01 DOI: 10.1109/ISSCC.1986.1156891

R. Swartz

引用次数: 10

A 11GHz hybrid paraphase amplifier 一个11GHz混合错码放大器

1986 IEEE International Solid-State Circuits Conference. Digest of Technical Papers Pub Date : 1900-01-01 DOI: 10.1109/ISSCC.1986.1156894

Yiwei Chen, J. Beyer, V. Sokolov, J. Culp

引用次数: 2

A voiceband 15b interpolative converter chip set 一种话音波段15b插值转换器芯片组

1986 IEEE International Solid-State Circuits Conference. Digest of Technical Papers Pub Date : 1900-01-01 DOI: 10.1109/ISSCC.1986.1156917

K. Yamakido, S. Nishita, M. Kokubo, H. Shirasu, K. Ohwada, T. Nishihara

引用次数: 8

Liquid nitrogen cooled CMOS 液氮冷却CMOS

1986 IEEE International Solid-State Circuits Conference. Digest of Technical Papers Pub Date : 1900-01-01 DOI: 10.1109/ISSCC.1986.1156921

F. Gaensslen

引用次数: 3

A 120kHz sigma/delta A/D converter 120kHz σ / δ A/D转换器

1986 IEEE International Solid-State Circuits Conference. Digest of Technical Papers Pub Date : 1900-01-01 DOI: 10.1109/ISSCC.1986.1156997

R. Koch, B. Heise

引用次数: 3

Modeling power-supply disturbances in digital circuit 数字电路中电源干扰的建模

1986 IEEE International Solid-State Circuits Conference. Digest of Technical Papers Pub Date : 1900-01-01 DOI: 10.1109/ISSCC.1986.1157008

M. Cortes, E. McCluskey, K. Wagner, Dawei Lu

引用次数: 7

A 20MHz 32b pipelined CMOS image processor 一个20MHz 32b流水线CMOS图像处理器

1986 IEEE International Solid-State Circuits Conference. Digest of Technical Papers Pub Date : 1900-01-01 DOI: 10.1109/ISSCC.1986.1156909

A. Kanuma, M. Noda, H. Nihira, T. Yaguchi, N. Ikumi, C. Hori, M. Sugai, K. Suzuki

引用次数: 7

Microprocessors in the year 2001 2001年的微处理器

1986 IEEE International Solid-State Circuits Conference. Digest of Technical Papers Pub Date : 1900-01-01 DOI: 10.1109/ISSCC.1986.1156935

J. Slager

引用次数: 0

A 4Mb DRAM with half internal-voltage bitline precharge 内置半电压位线预充电的4Mb DRAM

1986 IEEE International Solid-State Circuits Conference. Digest of Technical Papers Pub Date : 1900-01-01 DOI: 10.1109/ISSCC.1986.1157014

M. Takada, T. Takeshima, M. Sakamoto, T. Shimizu, H. Abiko, T. Katoh, M. Kikuchi, S. Takahashi, Y. Sato, Y. Inoue

{"title":"A 4Mb DRAM with half internal-voltage bitline precharge","authors":"M. Takada, T. Takeshima, M. Sakamoto, T. Shimizu, H. Abiko, T. Katoh, M. Kikuchi, S. Takahashi, Y. Sato, Y. Inoue","doi":"10.1109/ISSCC.1986.1157014","DOIUrl":"https://doi.org/10.1109/ISSCC.1986.1157014","url":null,"abstract":"micrograph of BSE cells with folded A1 bitline structure. The cell has high immunity against alpha-particle soft errors, because the buried polysilicon electrode stores the signal charge, while a heavily doped substrate of a P/P+t epitaxial wafer serves as the counter-electrode. The cell size is 2.3 x 4.6p with a 50fF storage capacitance and 51.1 trench depth. In 4Mb DRAM design the bitline driving high voltage must be limited to prevent the characteristic degradation of 1p gate cell transistors, and to suppress the voltage bounce of the cell capacitor electrode substrate due to BSE cells. Figure 2 shows the internal voltage converter circuitry that served to solve the problem. The bitline driving source voltage VBLS is set first by the limiter voltage VL and then by the word line driving source voltage VWLS. Since a depletion type transistor QT is used in VL to VWLS conversion, VL can be preset at a relatively low voltage (about 3V), which affords constant voltage generation in a wider Vcc range than in a conventional limiter circuit?. Figure 3 shows the characteristics for converted internal voltages VL, VWLS, VBLS and bitline precharge voltage VBLP. At Vcc above 4V, VBLP remains at a constant voltage, between 1.6 to 1.8V, approximately-, while at Vcc below 4V, VBLS becomes nearly equal to Vcc, which means conventional VCc/2 precharge is realized. Figure 4 shows the 4Mb memory array organization, sense bitline circuitry and sense timing diagram. The memory array was divided into 16 256Kb-blocks, half of which are selectively activated in each access cycle, leaving the other blocks in a standby mode to reduce power consumption and suppress the substrate voltage bounce. In a memory The key technologies required to develop the DRAM were: Buried","PeriodicalId":440688,"journal":{"name":"1986 IEEE International Solid-State Circuits Conference. Digest of Technical Papers","volume":"XXIX 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1900-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"128736758","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 2