2011 IEEE International SOC Conference最新文献_第6页

Transport Layer Assisted Routing for Non-Stationary Irregular mesh of thermal-aware 3D Network-on-Chip systems 热感知三维片上网络系统非平稳不规则网格的传输层辅助路由

2011 IEEE International SOC Conference Pub Date : 2011-11-21 DOI: 10.1109/SOCC.2011.6085086

Chih-Hao Chao, Tsu-Chu Yin, Shu-Yen Lin, A. Wu

引用次数: 18

PVT variations aware optimal sleep vector determination of dual VT domino OR circuits PVT变化意识到双VT多米诺或电路的最佳睡眠向量确定

2011 IEEE International SOC Conference Pub Date : 2011-11-21 DOI: 10.1109/SOCC.2011.6085092

Na Gong, Jinhui Wang, R. Sridhar

引用次数: 2

A SAR ADC BIST for simplified linearity test 用于简化线性度测试的SAR ADC BIST

2011 IEEE International SOC Conference Pub Date : 2011-11-21 DOI: 10.1109/SOCC.2011.6085122

An-Sheng Chao, Soon-Jyh Chang, Hsin-Wen Ting

引用次数: 1

TSV-based 3D-IC placement for timing optimization 基于tsv的3D-IC放置时间优化

2011 IEEE International SOC Conference Pub Date : 2011-11-21 DOI: 10.1109/SOCC.2011.6085087

Yi-Rong Chen, Hung-Ming Chen, Shih-Ying Liu

引用次数: 1

“Post silicon debug of SOC designs” SOC设计的后晶片调试

2011 IEEE International SOC Conference Pub Date : 2011-11-21 DOI: 10.1109/SOCC.2011.6085147

Virendra Singh, M. Fujita

{"title":"“Post silicon debug of SOC designs”","authors":"Virendra Singh, M. Fujita","doi":"10.1109/SOCC.2011.6085147","DOIUrl":"https://doi.org/10.1109/SOCC.2011.6085147","url":null,"abstract":"Continuous advances in VLSI technology have made implementation of very complicated systems possible. Modern System-on -Chips (SoCs) have many processors, IP cores and other functional units. As a result, complete verification of whole systems before implementation is becoming infeasible; hence it is likely that these systems may have some errors after manufacturing. This increases the need to find design errors in chips after fabrication. The main challenge for post-silicon debug is the observability of the internal signals. Post-silicon debug is the problem of determining what's wrong when the fabricated chip of a new design behaves incorrectly. This problem now consumes over half of the overall verification effort on large designs, and the problem is growing worse.Traditional post-silicon debug methods concentrate on functional parts of systems and provide mechanisms to increase the observability of internal state of systems. Those methods may not be sufficient as modern SoCs have lots of blocks (processors, IP cores, etc.) which are communicating with one another and communication is another source of design errors. This tutorial will be provide an insight into various observability enhancement techniques, on chip instrumentation techniques and use of high level models to support the debug process targeting both inside blocks and communication among them. It will also cover the use of formal methods to help debug process.","PeriodicalId":365422,"journal":{"name":"2011 IEEE International SOC Conference","volume":"11 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2011-11-21","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"125954235","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 0

A gate sizing method for glitch power reduction 一种减小毛刺功率的栅极尺寸方法

2011 IEEE International SOC Conference Pub Date : 2011-11-21 DOI: 10.1109/SOCC.2011.6085070

Lei Wang, M. Olbrich, E. Barke, Thomas Büchner, Markus Bühler, P. Panitz

引用次数: 9

Low voltage SRAMs and the scalability of the 9T Supply Feedback SRAM 低电压SRAM和9T电源反馈SRAM的可扩展性

2011 IEEE International SOC Conference Pub Date : 2011-11-21 DOI: 10.1109/SOCC.2011.6085135

Janna Mezhibovsky, A. Teman, A. Fish

引用次数: 9

Configurable baseband designs and implementations of WiMAX/LTE dual systems based on multi-core DSP 基于多核DSP的WiMAX/LTE双系统的可配置基带设计与实现

2011 IEEE International SOC Conference Pub Date : 2011-11-21 DOI: 10.1109/SOCC.2011.6085146

Jen-Yuan Hsu, Chien-Yu Kao, P. Kuo, Pangan Ting

引用次数: 2

Yield-award placement optimization for Switched-Capacitor analog integrated circuits 开关电容模拟集成电路的产量奖励放置优化

2011 IEEE International SOC Conference Pub Date : 2011-11-21 DOI: 10.1109/SOCC.2011.6085127

Chien-Chih Huang, Jwu-E Chen, Pei-Wen Luo, C. Wey

引用次数: 1

Double-differential recording and AGC using amplifier ASIC 双差分记录和AGC使用放大器ASIC

2011 IEEE International SOC Conference Pub Date : 2011-11-21 DOI: 10.1109/SOCC.2011.6085121

Shin-Liang Deng, Chun-Yi Li, R. Rieger

引用次数: 0