2011 IEEE International SOC Conference最新文献_第5页

A 65nm standard cell set and flow dedicated to automated asynchronous circuits design 65nm标准单元集和流程专用于自动化异步电路设计

2011 IEEE International SOC Conference Pub Date : 2011-11-21 DOI: 10.1109/SOCC.2011.6085103

Matheus T. Moreira, B. Oliveira, Julian J. H. Pontes, Ney Laert Vilar Calazans

引用次数: 29

VFSMC - a core for cycle accurate multithreaded processing in hard real-time Systems-on-Chip VFSMC -在硬实时片上系统中周期精确多线程处理的核心

2011 IEEE International SOC Conference Pub Date : 2011-11-21 DOI: 10.1109/SOCC.2011.6085111

S. Brandstätter, M. Huemer

引用次数: 2

High reliability built-in self-detection and self-correction design for DCT/IDCT application 高可靠性内置自检测和自校正设计，适用于DCT/IDCT应用

2011 IEEE International SOC Conference Pub Date : 2011-11-21 DOI: 10.1109/SOCC.2011.6085106

Chang-Hsin Cheng, Chun-Lung Hsu, Chung-Kai Liu, Shih-Yin Lin

引用次数: 0

An energy-efficient OFDM-based baseband transceiver design for ubiquitous healthcare monitoring applications 一种节能的基于ofdm的基带收发器设计，适用于无处不在的医疗监控应用

2011 IEEE International SOC Conference Pub Date : 2011-11-21 DOI: 10.1109/SOCC.2011.6085118

Tzu-Chun Shih, Tsan-Wen Chen, W. Sung, Ping-Yuan Tsai, Chen-Yi Lee

引用次数: 3

Feasibility study for communication over Power Distribution Networks of microprocessors 微处理器配电网通信的可行性研究

2011 IEEE International SOC Conference Pub Date : 2011-11-21 DOI: 10.1109/SOCC.2011.6085131

R. Thirugnanam, D. Ha

引用次数: 1

System power analysis with DVFS on ESL virtual platform 基于ESL虚拟平台的DVFS系统功耗分析

2011 IEEE International SOC Conference Pub Date : 2011-11-21 DOI: 10.1109/SOCC.2011.6085102

W. Hsieh, J. Yeh, Shih-Che Lin, Hsing-Chuang Liu, Yi-Siou Chen

引用次数: 7

A CAD methodology for automatic topology selection & sizing 用于自动拓扑选择和尺寸的CAD方法

2011 IEEE International SOC Conference Pub Date : 2011-11-21 DOI: 10.1109/SOCC.2011.6085101

S. Maji, P. Mandal

{"title":"A CAD methodology for automatic topology selection & sizing","authors":"S. Maji, P. Mandal","doi":"10.1109/SOCC.2011.6085101","DOIUrl":"https://doi.org/10.1109/SOCC.2011.6085101","url":null,"abstract":"Over the years, as system on chip is increasingly incorporating analog functionalities, there is a need of a tool, which can automate the analog topology selection and sizing flow. We develop one efficient methodology to automatically select the best topology given only the user specifications. The proposed topology selection is a multilevel screening process inherited from geometric programming (GP) by sequentially introducing sub-sets of requirements. This helps to prune out unfit topologies at early stage and hence not costing much computational effort. Use of GP ensures fast convergence with optimal solution. Apart from the speed advantage, compared to the existing literature, methodology has better representation of topology performance expressions. We propose to use two levels of performance expressions. First one is technology independent and the second one is technology specific. This bifurcation of performance expressions help in quick technology migration. Third contribution is automatic node expression generation which are required for dc performance evaluation. The proposed methodology is used for selecting optimal error amplifier topology for low dropout regulator (LDO).","PeriodicalId":365422,"journal":{"name":"2011 IEEE International SOC Conference","volume":null,"pages":null},"PeriodicalIF":0.0,"publicationDate":"2011-11-21","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"124971679","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 2

Efficient design and synthesis of decimation filters for wideband delta-sigma ADCs 宽带δ - σ adc抽取滤波器的高效设计与合成

2011 IEEE International SOC Conference Pub Date : 2011-11-21 DOI: 10.1109/SOCC.2011.6085120

Rajaram Mohan Roy Koppula, S. Balagopal, V. Saxena

引用次数: 12

Power characteristics of Asynchronous Networks-on-Chip 异步片上网络的电源特性

2011 IEEE International SOC Conference Pub Date : 2011-11-21 DOI: 10.1109/SOCC.2011.6085125

Maher Rashed, Mohamed A. Abd El-Ghany, M. Ismail

引用次数: 3

Configurable workload generators for multicore architectures 多核架构的可配置工作负载生成器

2011 IEEE International SOC Conference Pub Date : 2011-11-21 DOI: 10.1109/SOCC.2011.6085077

Amayika Panda, A. Avakian, R. Vemuri

{"title":"Configurable workload generators for multicore architectures","authors":"Amayika Panda, A. Avakian, R. Vemuri","doi":"10.1109/SOCC.2011.6085077","DOIUrl":"https://doi.org/10.1109/SOCC.2011.6085077","url":null,"abstract":"Proposed multicore architectures are usually evaluated using two types of benchmarks: application and synthetic. Application benchmarks use well understood computations to generate well defined workloads. In contrast, synthetic benchmarks are tunable to generate a range of custom workloads. Both classes are currently limited. Existing application benchmarks are inflexible. And the options offered by synthetic benchmarks are too limited to generate a large variety of workload patterns. In this paper we propose novel workload generation methodologies that allow system developers to generate custom benchmarks for desired workload conditions for a variety of existing and multicore architectures. Specifically we describe two configurable workload generators, which we name ConWork and CompWork. ConWork is a configurable synthetic workload generator using which artificial traffic among the processors and memories can be generated. CompWork is a configurable computational workload generator, which can be used to specify vector and matrix applications so as to elicit the desired computational workloads among the processors. Together the two generators provide a number of options to generate workloads to evaluate a variety of performance metrics of existing and emerging multicore architectures including bus based SoCs, packet switching NoCs and hybrids.","PeriodicalId":365422,"journal":{"name":"2011 IEEE International SOC Conference","volume":null,"pages":null},"PeriodicalIF":0.0,"publicationDate":"2011-11-21","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"134221398","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 1