2001 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.01CH37185)最新文献_第3页

Dynamically reconfigurable logic LSI-PCA-1 动态可重构逻辑LSI-PCA-1

2001 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.01CH37185) Pub Date : 2001-06-14 DOI: 10.1109/VLSIC.2001.934208

Hideyuki Ito, Ryusuke Konishi, H. Nakada, Hideyuki Tsuboi, Y. Okuyama, A. Nagoya

引用次数: 18

Full-CMOS 2.4 GHz wideband CDMA transmitter and receiver with direct conversion mixers and DC-offset cancellation 全cmos 2.4 GHz宽带CDMA发射机和接收机与直接转换混频器和直流偏移抵消

2001 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.01CH37185) Pub Date : 2001-06-14 DOI: 10.1109/VLSIC.2001.934177

Kangyoon Lee, Seungwooi Lee, Y. Koo, Hyoung-Ki Huh, H. Nam, Jeongwoo Lee, Joonbae Park, Kyeongho Lee, D. Jeong, Wonchan Kim

引用次数: 0

Silicon integrated high performance inductors in a 0.18 /spl mu/m CMOS technology for MMIC 用于MMIC的0.18 /spl μ m CMOS技术的硅集成高性能电感

2001 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.01CH37185) Pub Date : 2001-06-14 DOI: 10.1109/VLSIC.2001.934237

H. Hsu, Jiong-Guang Su, Shyh-Chyi Wong, Yuan-Chen Sun, Chun-Yen Chang, Tiao-Yuan Huang, Chi-Chong Tsai, Ching-Lun Lin, R. S. Liou, Ruey-Wen Chang, Ta-Hsun Yeh, Che-Sheng Chen, Chih-Wen Huang, Hsiang-Lin Huang, Ching-Wei Chen

引用次数: 16

Autonomous decentralized low-power system LSI using self-instructing predictive shutdown method 采用自指示预测关断方法的自主分散低功耗系统LSI

2001 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.01CH37185) Pub Date : 2001-06-14 DOI: 10.1109/VLSIC.2001.934193

T. Shimizu, F. Arakawa, T. Kawahara

引用次数: 3

A pulse-tuned charge controlling scheme for uniform main and reference bitline voltage generation on ITIC FeRAM 一种用于ITIC FeRAM主位线和基准位线电压均匀产生的脉冲调谐电荷控制方案

2001 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.01CH37185) Pub Date : 2001-06-14 DOI: 10.1109/VLSIC.2001.934215

H. Kang, H. Kye, D. Kim, Geun-Il Lee, Je-Hoon Park, J. Wee, Seaung-Suk Lee, S. Hong, N. Kang, Jin-Yong Chung

引用次数: 2

Design and characterization of vertical mesh capacitors in standard CMOS 标准CMOS中垂直网状电容器的设计与表征

2001 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.01CH37185) Pub Date : 2001-06-14 DOI: 10.1109/VLSIC.2001.934238

K. T. Christensen

引用次数: 10

Two schemes to reduce interconnect delay in bi-directional and uni-directional buses 两种减少双向和单向总线互连延迟的方案

2001 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.01CH37185) Pub Date : 2001-06-14 DOI: 10.1109/VLSIC.2001.934235

K. Nose, T. Sakurai

{"title":"Two schemes to reduce interconnect delay in bi-directional and uni-directional buses","authors":"K. Nose, T. Sakurai","doi":"10.1109/VLSIC.2001.934235","DOIUrl":"https://doi.org/10.1109/VLSIC.2001.934235","url":null,"abstract":"As the device dimension is scaled down, interconnect RC delay becomes dominant performance limiter in high-performance VLSIs. Another issue in the submicron interconnects is a drastic increase of coupling capacitance due to the higher aspect ratio to reduce the interconnect resistance. The increase of the coupling capacitance degrades signal integrity, inducing noise problems and delay fluctuation problems. Buffer insertion (repeater insertion) is one of the most effective ways to decrease the interconnect delay. The original buffer insertion, however, cannot be applied to bi-directional buses because the buffer is uni-directional in nature. Some circuit configurations that can be applied to bi-directional buses have been proposed. These circuits turn out to be prone to malfunctions when there is a noise from adjacent lines in scaled down interconnect systems where capacitive coupling is large. A new buffer insertion scheme for bi-directional buses, namely the dual-rail bus (DRB) scheme, which does not have noise problems is proposed and measured in this paper. Another proposal is on a high-speed buffer insertion scheme for uni-directional buses by making use of staggered firing. The staggered firing bus (SFIB) is proposed and measured.","PeriodicalId":346869,"journal":{"name":"2001 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.01CH37185)","volume":"31 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2001-06-14","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"126577760","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 31

Digital vision chips and high-speed vision systems 数字视觉芯片和高速视觉系统

2001 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.01CH37185) Pub Date : 2001-06-14 DOI: 10.1109/VLSIC.2001.934175

M. Ishikawa, T. Komuro

引用次数: 29

480 ps 64-bit race logic adder 480ps 64位竞争逻辑加法器

2001 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.01CH37185) Pub Date : 2001-06-14 DOI: 10.1109/VLSIC.2001.934183

Se-Joong Lee, Ramchan Woo, H. Yoo

引用次数: 8

ASIC design methodology with on-demand library generation 按需生成库的ASIC设计方法

2001 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.01CH37185) Pub Date : 2001-06-14 DOI: 10.1109/VLSIC.2001.934194

H. Onodera, M. Hashimoto, T. Hashimoto

引用次数: 20