480 ps 64-bit race logic adder

2001 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.01CH37185) Pub Date : 2001-06-14 DOI:10.1109/VLSIC.2001.934183

Se-Joong Lee, Ramchan Woo, H. Yoo

引用次数: 8

Abstract

In this paper, a high-speed 64-bit carry look-ahead adder is implemented by race logic for fast carry generation. G/sup 1/g/G/sup 1/k (Level 1 Group Generate/Kill) and G/sup 2/g/G/sup 2/k (Level 2 Group Generate/Kill) stages are designed by race logic. The adder consists of 4-stages, and clk-S63 delay is 480 ps with 0.18 /spl mu/m CMOS technology.

查看原文本刊更多论文

480ps 64位竞争逻辑加法器

为了快速生成进位，本文采用竞争逻辑实现了一种高速64位进位预判加法器。G/sup 1/ G/ G/sup 1/k(一级组生成/杀死)和G/sup 2/ G/ G/sup 2/k(二级组生成/杀死)阶段是根据种族逻辑设计的。加法器由4级组成，时钟- s63延迟为480 ps，采用0.18 /spl mu/m CMOS技术。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

求助全文

约1分钟内获得全文求助全文

来源期刊

2001 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.01CH37185)

自引率

0.00%

发文量