发布求助
文献互助 智能选刊 最新文献

12th International Symposium on Power Semiconductor Devices & ICs. Proceedings (Cat. No.00CH37094)最新文献

筛选
英文 中文
Advanced power copper technology for SMARTMOS/sup TM/ application designs 先进的电源铜技术，用于SMARTMOS/sup TM/应用设计
12th International Symposium on Power Semiconductor Devices & ICs. Proceedings (Cat. No.00CH37094) Pub Date : 2000-05-22 DOI: 10.1109/ISPSD.2000.856791
I. Pagès, B. Baird, J. Wang, T. Sicard, J. Dorkel, P. Dupuy, P. Lance, E. Huynh, Y. Chung
{"title":"Advanced power copper technology for SMARTMOS/sup TM/ application designs","authors":"I. Pagès, B. Baird, J. Wang, T. Sicard, J. Dorkel, P. Dupuy, P. Lance, E. Huynh, Y. Chung","doi":"10.1109/ISPSD.2000.856791","DOIUrl":"https://doi.org/10.1109/ISPSD.2000.856791","url":null,"abstract":"Cost effective automotive applications and the related circuit designs are requiring new SMARTMOS/sup TM/ technology extensions to manage energy capability and metal debiasing in smart power devices. A thick copper metallization scheme, POWER COPPER, has been integrated and characterized in the circuit design of two electronic modules for automotive applications.","PeriodicalId":260241,"journal":{"name":"12th International Symposium on Power Semiconductor Devices & ICs. Proceedings (Cat. No.00CH37094)","volume":"9 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2000-05-22","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"132072042","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 4
Complementary LDMOS transistors for a CMOS/BiCMOS process 用于CMOS/BiCMOS工艺的互补LDMOS晶体管
12th International Symposium on Power Semiconductor Devices & ICs. Proceedings (Cat. No.00CH37094) Pub Date : 2000-05-22 DOI: 10.1109/ISPSD.2000.856771
S. Whiston, D. Bain, A. Deignan, J. Pollard, C. N. Chléirigh, C.M.M. O'Neill
{"title":"Complementary LDMOS transistors for a CMOS/BiCMOS process","authors":"S. Whiston, D. Bain, A. Deignan, J. Pollard, C. N. Chléirigh, C.M.M. O'Neill","doi":"10.1109/ISPSD.2000.856771","DOIUrl":"https://doi.org/10.1109/ISPSD.2000.856771","url":null,"abstract":"This paper describes a methodology of using multiple implants that are self-aligned to the poly gate edge to form an LDMOS. This allows the implementation of complementary LDMOS devices onto existing CMOS/BiCMOS processes without the addition of any thermal treatments thereby having no effect on the existing CMOS/BiCMOS device performance. This approach gives greater flexibility in controlling the body doping profile in the lateral and vertical directions enabling threshold voltage (Vt) and breakdown voltage (BV) optimization for a wide range of source junctions that exist in many intrinsic and foundry processes.","PeriodicalId":260241,"journal":{"name":"12th International Symposium on Power Semiconductor Devices & ICs. Proceedings (Cat. No.00CH37094)","volume":"25 5","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2000-05-22","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"114115541","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 16
Progress in wide bandgap semiconductor SiC for power devices 功率器件用宽带隙半导体SiC的研究进展
12th International Symposium on Power Semiconductor Devices & ICs. Proceedings (Cat. No.00CH37094) Pub Date : 2000-05-22 DOI: 10.1109/ISPSD.2000.856762
H. Matsunami
{"title":"Progress in wide bandgap semiconductor SiC for power devices","authors":"H. Matsunami","doi":"10.1109/ISPSD.2000.856762","DOIUrl":"https://doi.org/10.1109/ISPSD.2000.856762","url":null,"abstract":"The progress in SiC crystal growth of bulk and epitaxial layers for power devices is reviewed. Current status in device processes is introduced. Then, the state-of-the-art SiC power devices are described. \"On-resistance\" in vertical power MOSFETs which determines the power loss is discussed, and recent progress in SiC MOSFET performance is presented by improving channel mobilities.","PeriodicalId":260241,"journal":{"name":"12th International Symposium on Power Semiconductor Devices & ICs. Proceedings (Cat. No.00CH37094)","volume":"20 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2000-05-22","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"116744248","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 22
Optimizing 600 V punchthrough IGBT's for unclamped inductive switching (UIS) 优化用于无箝位电感开关(UIS)的600 V穿孔式IGBT
12th International Symposium on Power Semiconductor Devices & ICs. Proceedings (Cat. No.00CH37094) Pub Date : 2000-05-22 DOI: 10.1109/ISPSD.2000.856844
J. Yedinak, B. Wood, P. Shenoy, G. Dolny, D. Lange, T. Morthorst
{"title":"Optimizing 600 V punchthrough IGBT's for unclamped inductive switching (UIS)","authors":"J. Yedinak, B. Wood, P. Shenoy, G. Dolny, D. Lange, T. Morthorst","doi":"10.1109/ISPSD.2000.856844","DOIUrl":"https://doi.org/10.1109/ISPSD.2000.856844","url":null,"abstract":"In this paper, we analyze the UIS capability of punchthrough (PT) IGBTs both experimentally, and through non-isothermal two-dimensional numerical simulations. It is shown that the UIS failure mechanism is determined by the open-base p-n-p structure inherent in the IGBT. By optimizing the open base p-n-p, avalanche induced second breakdown can be prevented at current densities in excess of 1000 A/cm/sup 2/. A 600 V PT-IGBT with low on-state voltage, fast switching, and >4.5 J/cm/sup 2/ UIS capability at 120 A/cm/sup 2/ is experimentally demonstrated.","PeriodicalId":260241,"journal":{"name":"12th International Symposium on Power Semiconductor Devices & ICs. Proceedings (Cat. No.00CH37094)","volume":"13 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2000-05-22","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"132131558","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 8
Minority carrier injection across the 3D RESURF junction 在3D RESURF连接处注入少量载流子
12th International Symposium on Power Semiconductor Devices & ICs. Proceedings (Cat. No.00CH37094) Pub Date : 2000-05-22 DOI: 10.1109/ISPSD.2000.856806
F. Udrea, A. Popescu, R. Ng, G. Amaratunga
{"title":"Minority carrier injection across the 3D RESURF junction","authors":"F. Udrea, A. Popescu, R. Ng, G. Amaratunga","doi":"10.1109/ISPSD.2000.856806","DOIUrl":"https://doi.org/10.1109/ISPSD.2000.856806","url":null,"abstract":"In this paper we report a novel class of semiconductor devices termed 3D devices, based on the application of the RESURF concept to the the third dimension. For the first time we demonstrate devices based on pure three-dimensional on-state/blocking operation with the third-dimension junction acting to enhance the breakdown capability in the voltage blocking mode and provide conductivity modulation in the on-state. A brief discussion of the ideal substrate to enhance breakdown performance is also given.","PeriodicalId":260241,"journal":{"name":"12th International Symposium on Power Semiconductor Devices & ICs. Proceedings (Cat. No.00CH37094)","volume":"9 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2000-05-22","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"134241091","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 8
Characterization of fast 4.5 kV SiC p-n diodes 快速4.5 kV SiC p-n二极管的表征
12th International Symposium on Power Semiconductor Devices & ICs. Proceedings (Cat. No.00CH37094) Pub Date : 2000-05-22 DOI: 10.1109/ISPSD.2000.856816
D. Peters, P. Friedrichs, H. Mitlehner, R. Schoerner, U. Weinert, B. Weis, D. Stephani
{"title":"Characterization of fast 4.5 kV SiC p-n diodes","authors":"D. Peters, P. Friedrichs, H. Mitlehner, R. Schoerner, U. Weinert, B. Weis, D. Stephani","doi":"10.1109/ISPSD.2000.856816","DOIUrl":"https://doi.org/10.1109/ISPSD.2000.856816","url":null,"abstract":"New results of silicon carbide p-n diodes show a promising performance for high voltage applications. The diodes are characterized by high power ratings, temperature stability, rugged avalanche and fast switching behavior. Significant savings in system cooling equipment seem possible. However, with today's available material the device areas and thereby current ratings which can be fabricated with reasonable yield are restricted to a few square mm resp. a few amps. The SiC p-n diodes are fabricated with implanted p-regions on 39 /spl mu/m thick n-type epitaxial layers with a doping concentration of 2/spl times/10/sup 15/ cm/sup -3/. They exhibit a stable avalanche breakdown at 4800 V and a low leakage current (<20 /spl mu/A/cm/sup 2/) prior to breakdown. The on-state is characterized by a voltage drop of 4.0 V at a current density of 100 A/cm/sup 2/, corresponding to 2.2 A. For current densities above 80 A/cm/sup 2/ lower static losses have been achieved compared to equivalent silicon high voltage diodes. The temperature coefficient is slightly positive guaranteeing a homogeneous current sharing for operation in parallel. The switching performance is characterized by very low dynamic losses. The reverse recovery current peak is considerably lower than the forward current, with a reverse recovery time as short as 30 ns.","PeriodicalId":260241,"journal":{"name":"12th International Symposium on Power Semiconductor Devices & ICs. Proceedings (Cat. No.00CH37094)","volume":"35 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2000-05-22","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"133833780","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 7
A review of RESURF technology RESURF技术综述
12th International Symposium on Power Semiconductor Devices & ICs. Proceedings (Cat. No.00CH37094) Pub Date : 2000-05-22 DOI: 10.1109/ISPSD.2000.856763
A. Ludikhuize
{"title":"A review of RESURF technology","authors":"A. Ludikhuize","doi":"10.1109/ISPSD.2000.856763","DOIUrl":"https://doi.org/10.1109/ISPSD.2000.856763","url":null,"abstract":"RESURF (Reduced Surface Field) technology is one of the most widely-used methods for the design of lateral high-voltage, low on-resistance devices. The technique has allowed the integration of HV devices, ranging from 20 V to 1200 V, with bipolar and MOS transistors. A technical review is given on the technology as developed during the last 20 years. The paper discusses the invention and its application in discrete devices, in Junction-Isolated IC's and SOI, and as Multiple Resurf. It includes an evaluation of topics like breakdown, on-resistance, high-side and high-current effects and reliability.","PeriodicalId":260241,"journal":{"name":"12th International Symposium on Power Semiconductor Devices & ICs. Proceedings (Cat. No.00CH37094)","volume":"58 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2000-05-22","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"130313279","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 323
A novel 'cool' insulated base transistor 一种新颖的“酷”绝缘基晶体管
12th International Symposium on Power Semiconductor Devices & ICs. Proceedings (Cat. No.00CH37094) Pub Date : 2000-05-22 DOI: 10.1109/ISPSD.2000.856833
M. M. De Souza, O. Spulber, E. M. Sankara Narayanan
{"title":"A novel 'cool' insulated base transistor","authors":"M. M. De Souza, O. Spulber, E. M. Sankara Narayanan","doi":"10.1109/ISPSD.2000.856833","DOIUrl":"https://doi.org/10.1109/ISPSD.2000.856833","url":null,"abstract":"A novel, planar, Cool Insulated Base Transistor (IBT) is presented. This is the first MOS-controlled bipolar semiconductor device, which incorporates the super junction concept. The Cool IBT has a current amplification of (/spl beta/+1)* the Cool MOSFET current, where /spl beta/ is the gain of the inherent NPN transistor. Unlike the IGBT, cathode cells of the IBT and MOSFET can be easily paralleled on the same chip. Thus, the device can be turned on at a drain voltage of 0 V, while retaining the low on-resistance of the Cool IBT.","PeriodicalId":260241,"journal":{"name":"12th International Symposium on Power Semiconductor Devices & ICs. Proceedings (Cat. No.00CH37094)","volume":"15 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2000-05-22","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"130401177","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 3
Real time calculation of the chip temperature of power modules in PWM inverters using a 16 bit microcontroller 利用16位微控制器实时计算PWM逆变器中功率模块的芯片温度
12th International Symposium on Power Semiconductor Devices & ICs. Proceedings (Cat. No.00CH37094) Pub Date : 2000-05-22 DOI: 10.1109/ISPSD.2000.856788
T. Reimann, R. Krummer, U. Franke, J. Petzoldt, L. Lorenz
{"title":"Real time calculation of the chip temperature of power modules in PWM inverters using a 16 bit microcontroller","authors":"T. Reimann, R. Krummer, U. Franke, J. Petzoldt, L. Lorenz","doi":"10.1109/ISPSD.2000.856788","DOIUrl":"https://doi.org/10.1109/ISPSD.2000.856788","url":null,"abstract":"Investigations of the transient chip temperature of IGBT and diode in power modules are presented in this paper. The calculation of chip temperature and power losses occurs on-line in a microcontroller. Advanced practical results achieved in a step down converter are shown at different load cycles and output frequencies with the same average load current. An analysis of results and errors is also shown.","PeriodicalId":260241,"journal":{"name":"12th International Symposium on Power Semiconductor Devices & ICs. Proceedings (Cat. No.00CH37094)","volume":"102 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2000-05-22","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"122514766","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 9
Multi-voltage device integration technique for 0.5 /spl mu/m BiCMOS and DMOS process 0.5 /spl μ m BiCMOS和DMOS工艺的多电压器件集成技术
12th International Symposium on Power Semiconductor Devices & ICs. Proceedings (Cat. No.00CH37094) Pub Date : 2000-05-22 DOI: 10.1109/ISPSD.2000.856837
Tomohide Terashima, F. Yamamoto, K. Hatasako
{"title":"Multi-voltage device integration technique for 0.5 /spl mu/m BiCMOS and DMOS process","authors":"Tomohide Terashima, F. Yamamoto, K. Hatasako","doi":"10.1109/ISPSD.2000.856837","DOIUrl":"https://doi.org/10.1109/ISPSD.2000.856837","url":null,"abstract":"This paper describes the multi-voltage device integration technique for BiCMOS and DMOS process and the simple measures to the beta decreasing of 5 V/12 V NPNTr by the lack of heat treatment used for half-micron process. The N well offset gate are used for 30 V HV-NMOS. Moreover, RESURF effect by Buried P+ is applied to 60 V HV-NMOS. Each specific on-resistance (Ron/spl middot/S) reaches sufficiently low value (60 m /spl Omega/ mm2 (BVds=33 V), 127 m /spl Omega/ mm2 (BVds=74 V)). 60 V DMOS structure became to 90 V DMOS by only addition of P well guard ring, and the Ron/spl middot/S is 230 m /spl Omega/ mm2 (BVds=94 V). Using the appropriate length of RESURF formed at N-epitaxial layer; we could optimize 30 V/60 V/90 V NMOS devices and FID (Full Isolation Diode). In the case of PMOS, 30 V/60 V/90 V PMOS has been realized by using the combination of P-LDD (Lightly Doped Drain) and Sinker P region (P body, P well). Using a P+ shield region stabilized the beta of 5 V/12 V NPNTr. Any complicated process step is not needed for various techniques mentioned above.","PeriodicalId":260241,"journal":{"name":"12th International Symposium on Power Semiconductor Devices & ICs. Proceedings (Cat. No.00CH37094)","volume":"154 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2000-05-22","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"115993036","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 26
首页 上一页 下一页 尾页
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整，为了账户安全，请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
请完成安全验证×
相关产品
×
本文献相关产品
联系我们：info@booksci.cn Book学术提供免费学术资源搜索服务，方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号：604180095
Book学术官方微信