ProceedingsPub Date : 2023-11-12DOI: 10.31399/asm.cp.istfa2023p0214
Nicolas Lysee, Thierry Parrassin, Céline Le Gloanec, Bertrand Borot, Sylvain Dudit
{"title":"ICCDLAB : Silicon Chip Tooling for Failure Analysis Laboratories","authors":"Nicolas Lysee, Thierry Parrassin, Céline Le Gloanec, Bertrand Borot, Sylvain Dudit","doi":"10.31399/asm.cp.istfa2023p0214","DOIUrl":"https://doi.org/10.31399/asm.cp.istfa2023p0214","url":null,"abstract":"Abstract The ICCDLAB (Integrated Circuit for Characterization and Debug Laboratory) test chip is a full custom silicon chip dedicated to failure analysis. This chip embeds several custom devices designed to highlight, reproduce, and simulate defects, as well as enhance the signatures obtained through failure analysis techniques that are used to locate defects in circuits. The ICCDLAB serves as a versatile tool for failure analysts, providing a “Swiss army knife” and a failure analysts’ playground at the same time. The chip offers a simple means of covering an exhaustive catalog of failure analysis techniques and approaches, allowing for equipment benchmarking, training of individuals new to the failure analysis field, understanding of failure mechanisms and signatures, simulation of defect behaviors, and support for development of new techniques.","PeriodicalId":20443,"journal":{"name":"Proceedings","volume":null,"pages":null},"PeriodicalIF":0.0,"publicationDate":"2023-11-12","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"136352549","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
ProceedingsPub Date : 2023-11-12DOI: 10.31399/asm.cp.istfa2023tpb2
Steven Herschbein, Shida Tan, Richard Livengood, Michael Wong
{"title":"An Introduction to the FIB as a Microchip Circuit Edit Tool (2023 Update)","authors":"Steven Herschbein, Shida Tan, Richard Livengood, Michael Wong","doi":"10.31399/asm.cp.istfa2023tpb2","DOIUrl":"https://doi.org/10.31399/asm.cp.istfa2023tpb2","url":null,"abstract":"Abstract Presentation slides for the ISTFA 2023 Tutorial session “An Introduction to the FIB as a Microchip Circuit Edit Tool (2023 Update).”","PeriodicalId":20443,"journal":{"name":"Proceedings","volume":null,"pages":null},"PeriodicalIF":0.0,"publicationDate":"2023-11-12","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"136353183","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
ProceedingsPub Date : 2023-11-12DOI: 10.31399/asm.cp.istfa2023tpc1
Dave Albert
{"title":"MOSFET Testing and Interpretation Overview","authors":"Dave Albert","doi":"10.31399/asm.cp.istfa2023tpc1","DOIUrl":"https://doi.org/10.31399/asm.cp.istfa2023tpc1","url":null,"abstract":"Abstract Presentation slides for the ISTFA 2023 Tutorial session “MOSFET Testing and Interpretation Overview.”","PeriodicalId":20443,"journal":{"name":"Proceedings","volume":null,"pages":null},"PeriodicalIF":0.0,"publicationDate":"2023-11-12","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"136353185","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
ProceedingsPub Date : 2023-11-12DOI: 10.31399/asm.cp.istfa2023p0187
Jaehoon Lee, Jinseon Kim, Dongguk Han, Seunghun Lee, Sunwoo Kim, Jingyeong Seol, Seungjin Lee, Kyoungrak Cho, Incheol Nam, Daesun Kim, Beomseop Lee, Heeil Hong, Sangjun Hwang
{"title":"A Failure Caused by Extended Cross-Defect in DRAM","authors":"Jaehoon Lee, Jinseon Kim, Dongguk Han, Seunghun Lee, Sunwoo Kim, Jingyeong Seol, Seungjin Lee, Kyoungrak Cho, Incheol Nam, Daesun Kim, Beomseop Lee, Heeil Hong, Sangjun Hwang","doi":"10.31399/asm.cp.istfa2023p0187","DOIUrl":"https://doi.org/10.31399/asm.cp.istfa2023p0187","url":null,"abstract":"Abstract As memory devices decrease in dimensions, particles are found to be a major source of defects in unexpected DRAM failures due to their relatively large size. Among many DRAM defects, cross-defects account for the majority of system failures for a long time. Hard cross-defects are frequently observed in the first test step. Most of these defective cells are repaired with row or column redundancy resources. However, after high voltage and temperature stress, some of the cross-defects can additionally spread to adjacent rows or columns with reduced resistance. Recently, a new type of bridge cross-defect accompanied by row failures has emerged. This can be detected electrically through current measurements of 2 wordline (WL) under active mode. But, these defects are not obvious even after both high temperature and voltage stress. The bridge causes intermittent failure in the row-direction during DRAM operation. This soft 2-WL bridge is considered a serious fault source that can cause uncorrectable error (UE) at the system level even though on-die error correction code (ODECC) is introduced. Therefore, it is very important to find, improve, and develop control methods on such defects for future DRAM enhancement. In this paper, 2-WL defects or extended cross-defect were intensively analyzed through electrical failure analysis (eFA) and physical FA (pFA). Results reveal fine particles as the cause.","PeriodicalId":20443,"journal":{"name":"Proceedings","volume":null,"pages":null},"PeriodicalIF":0.0,"publicationDate":"2023-11-12","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"136353486","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
ProceedingsPub Date : 2023-11-12DOI: 10.31399/asm.cp.istfa2023p0238
Marc van Veenhuizen, Jinbo Wan, Shuhan Yang, Lei Peters-Wu
{"title":"Open Localization with LIT","authors":"Marc van Veenhuizen, Jinbo Wan, Shuhan Yang, Lei Peters-Wu","doi":"10.31399/asm.cp.istfa2023p0238","DOIUrl":"https://doi.org/10.31399/asm.cp.istfa2023p0238","url":null,"abstract":"Abstract This paper discusses a method to observe open traces with the LIT. An overview is given of FA techniques capable of localizing high Ohmic fails. It is discussed how a wire can be made observable with LIT by injecting an AM modulated RF carrier signal. The electrical stimulus is described that excites the device and triggers the LIT. Results that demonstrate the capability of the technique are presented for several devices and the findings are evaluated.","PeriodicalId":20443,"journal":{"name":"Proceedings","volume":null,"pages":null},"PeriodicalIF":0.0,"publicationDate":"2023-11-12","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"136352348","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
ProceedingsPub Date : 2023-11-12DOI: 10.31399/asm.cp.istfa2023p0295
Michael Allen Rodder, Gina Cha, Gil Tovar, Kah Chin Cheong, Christopher Penley
{"title":"Defect Isolation in Advanced Nodes Large Circuitry Structures using a Combination of FIB Circuit Edits and Passive Voltage Contrast","authors":"Michael Allen Rodder, Gina Cha, Gil Tovar, Kah Chin Cheong, Christopher Penley","doi":"10.31399/asm.cp.istfa2023p0295","DOIUrl":"https://doi.org/10.31399/asm.cp.istfa2023p0295","url":null,"abstract":"Abstract In this paper, we discuss and showcase a 2-step defect isolation methodology by combining Focused Ion Beam “circuit editing” (FIB circuit edit) and Passive Voltage Contrast (PVC) imaging. The combo technique is an effective, robust, and time saving method for isolating defects in large area circuit structures for advanced nodes. The application of FIB circuit edits successfully enhanced the PVC efficiency in defect isolation. More importantly, the developed 2-step methodology improves failure analysis (FA) success rate and quality, and reduces FA turn-aroundtime (TAT).","PeriodicalId":20443,"journal":{"name":"Proceedings","volume":null,"pages":null},"PeriodicalIF":0.0,"publicationDate":"2023-11-12","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"136352356","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
{"title":"Spatial Resolution Enhancement of Time-Resolved Photon Emission Imaging with Superconducting Nanowire Single Photon Detector","authors":"Norimichi Chinone, Hirotoshi Terada, Tomonori Nakamura, Yoshiyuki Yokoyama, Toru Matsumoto","doi":"10.31399/asm.cp.istfa2023p0220","DOIUrl":"https://doi.org/10.31399/asm.cp.istfa2023p0220","url":null,"abstract":"Abstract High-speed time-resolved emission analysis is an attractive failure analysis technique because of its non-invasiveness. Super-conductive nanowire single photon detector (SNSPD or SSPD) is a key candidate of key device for time-resolved emission analysis. In this paper, we demonstrate time-resolved emission and its application of spatial resolution enhancement. We could confirm that time-resolved emission imaging can enhance spatial resolution by simple mathematical operations compared to static emission analysis, which is effective for finding emission spots before detailed time-resolved data investigations.","PeriodicalId":20443,"journal":{"name":"Proceedings","volume":null,"pages":null},"PeriodicalIF":0.0,"publicationDate":"2023-11-12","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"136352360","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
ProceedingsPub Date : 2023-11-12DOI: 10.31399/asm.cp.istfa2023p0197
Chandler Rich, Wayne Harlow, Becky Muñoz, Regino Sandoval, J. Temo Davis, Scott Williams
{"title":"Electron Beam Induced Resistance Change for Isolation of Wordline Shorts in 3D Replacement Gate NAND","authors":"Chandler Rich, Wayne Harlow, Becky Muñoz, Regino Sandoval, J. Temo Davis, Scott Williams","doi":"10.31399/asm.cp.istfa2023p0197","DOIUrl":"https://doi.org/10.31399/asm.cp.istfa2023p0197","url":null,"abstract":"Abstract In this paper, we present a new application of electron beam induced resistance change (EBIRCH) as a means to spatially isolate wordline shorts in 3D replacement gate NAND for high-precision physical failure analysis (PFA).","PeriodicalId":20443,"journal":{"name":"Proceedings","volume":null,"pages":null},"PeriodicalIF":0.0,"publicationDate":"2023-11-12","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"136352364","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
ProceedingsPub Date : 2023-11-12DOI: 10.31399/asm.cp.istfa2023p0155
Anjanashree M.R. Sharma, Kristof J.P. Jacobs, Ingrid De Wolf
{"title":"Methods to Enhance Infrared Imaging for Defect Localization Using Lock-in Thermography","authors":"Anjanashree M.R. Sharma, Kristof J.P. Jacobs, Ingrid De Wolf","doi":"10.31399/asm.cp.istfa2023p0155","DOIUrl":"https://doi.org/10.31399/asm.cp.istfa2023p0155","url":null,"abstract":"Abstract In this paper, we demonstrate three approaches to enhance the topographical contrast of infrared images obtained from lockin thermography (LIT). Infrared imaging, particularly LIT, is one of the extensively used techniques for failure analysis (FA) in the semiconductor industry. However, low-contrast topography images are obtained at room temperature from conventional LIT due to poor emissivity contrast in the devices and the limitation on the performance of the infrared camera. The gray-scale topographical contrast is improved by 85% when the device under test is heated from room temperature to 75°C, using a printed circuit board heater. Furthermore, a heat-assisted LIT approach is proposed and demonstrated at the die level on an electrically leaky silicon interposer sample. The topographical contrast and the signal intensity of the hotspot obtained are enhanced when compared to the classical LIT, which is performed at room temperature. Further, the dual LIT approach is developed to reduce the thermal budget of the heat-assisted approach. The hotspot amplitude and improved topography image are obtained from two consecutive lock-in measurements. In addition, the topography image from this technique is obtained by averaging several hundred frames from the camera for a period of ten minutes, which results in an image that is less susceptible to input noise levels. To increase the throughput of the FA process, quadrature lock-in thermography, a dual-purpose measurement technique is shown. A high-contrast topography image and the hotspot location are obtained from the same lock-in thermogram by performing trigonometric conditioning. The throughput from this approach is the same as the classical LIT technique.","PeriodicalId":20443,"journal":{"name":"Proceedings","volume":null,"pages":null},"PeriodicalIF":0.0,"publicationDate":"2023-11-12","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"136352366","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
ProceedingsPub Date : 2023-11-12DOI: 10.31399/asm.cp.istfa2023tpw1
Michael Kögel, Sebastian Brand, Frank Altmann
{"title":"Machine Learning Based Data and Signal Analysis Methods for the Application in Failure Analysis (2023 Update)","authors":"Michael Kögel, Sebastian Brand, Frank Altmann","doi":"10.31399/asm.cp.istfa2023tpw1","DOIUrl":"https://doi.org/10.31399/asm.cp.istfa2023tpw1","url":null,"abstract":"Abstract Presentation slides for the ISTFA 2023 Tutorial session “Machine Learning Based Data and Signal Analysis Methods for the Application in Failure Analysis (2023 Update).”","PeriodicalId":20443,"journal":{"name":"Proceedings","volume":null,"pages":null},"PeriodicalIF":0.0,"publicationDate":"2023-11-12","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"136352522","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}