Proceedings of the IEEE 2000 Custom Integrated Circuits Conference (Cat. No.00CH37044)最新文献_第10页

Designing high-speed serial ports using standard ASIC library elements, tools and design methodologies 使用标准ASIC库元素、工具和设计方法设计高速串行端口

Proceedings of the IEEE 2000 Custom Integrated Circuits Conference (Cat. No.00CH37044) Pub Date : 2000-05-21 DOI: 10.1109/CICC.2000.852654

Paul Freud

引用次数: 1

Quantitative characterization of substrate noise for physical design guides in digital circuits 数字电路物理设计指南中衬底噪声的定量表征

Proceedings of the IEEE 2000 Custom Integrated Circuits Conference (Cat. No.00CH37044) Pub Date : 2000-05-21 DOI: 10.1109/CICC.2000.852626

M. Nagata, J. Nagai, T. Morie, A. Iwata

引用次数: 2

Analysis of jitter due to power-supply noise in phase-locked loops 锁相环中电源噪声引起的抖动分析

Proceedings of the IEEE 2000 Custom Integrated Circuits Conference (Cat. No.00CH37044) Pub Date : 2000-05-21 DOI: 10.1109/CICC.2000.852704

P. Heydari, M. Pedram

引用次数: 47

A new design for complete on-chip ESD protection 全新设计的完整片上ESD保护

Proceedings of the IEEE 2000 Custom Integrated Circuits Conference (Cat. No.00CH37044) Pub Date : 2000-05-21 DOI: 10.1109/CICC.2000.852624

Albert Z. H. Wang

引用次数: 6

Dynamic clock management for low power applications in FPGAs fpga低功耗应用的动态时钟管理

Proceedings of the IEEE 2000 Custom Integrated Circuits Conference (Cat. No.00CH37044) Pub Date : 2000-05-21 DOI: 10.1109/CICC.2000.852635

I. Brynjolfson, Z. Zilic

引用次数: 46

A partitioned wavelet-based approach for image compression using FPGA's 基于FPGA的分割小波图像压缩方法

Proceedings of the IEEE 2000 Custom Integrated Circuits Conference (Cat. No.00CH37044) Pub Date : 2000-05-21 DOI: 10.1109/CICC.2000.852727

Joerg Ritter, P. Molitor

引用次数: 17

Noise in mixers, oscillators, samplers, and logic an introduction to cyclostationary noise 混频器、振荡器、采样器和逻辑中的噪声——循环平稳噪声的介绍

Proceedings of the IEEE 2000 Custom Integrated Circuits Conference (Cat. No.00CH37044) Pub Date : 2000-05-21 DOI: 10.1109/CICC.2000.852702

J. Phillips, K. Kundert

引用次数: 114

Novel VLIW code compaction method for a 3D geometry processor 一种新颖的三维几何处理器VLIW代码压缩方法

Proceedings of the IEEE 2000 Custom Integrated Circuits Conference (Cat. No.00CH37044) Pub Date : 2000-05-21 DOI: 10.1109/CICC.2000.852729

H. Suzuki, H. Making, Y. Matsuda

{"title":"Novel VLIW code compaction method for a 3D geometry processor","authors":"H. Suzuki, H. Making, Y. Matsuda","doi":"10.1109/CICC.2000.852729","DOIUrl":"https://doi.org/10.1109/CICC.2000.852729","url":null,"abstract":"A VLIW (very long instruction word) architecture with a new code compaction method has been proposed. For a 3D-geometry processor, we consider two types of 2-issue VLIW architectures, the floating-point execution accelerating VLIW (FP-VLIW) and the data-move enhancing VLIW (MV-VLIW) architectures, as expansions of a single SIMD (single instruction, multiple data) architecture. To solve the code bloat problem in common with VLIW architectures, the proposed method enables one to compact original codes into the VLIW codes by software tools and decompact the VLIW codes by a simple hardware decompactor composed of an instruction swap circuit on a chip. Speeds and code densities of the two VLIWs with the compaction method are compared to a reference processor with the same instruction set and the same building blocks. The speed of the FP-VLIW is the fastest in all test cases. It is 26%-30% faster than the reference processor. The proposed compaction method keeps the 94% code density of the reference processor. The FP-VLIW architecture with the code compaction achieves 1.2-1.3 times of the speed performance without significant code-density deterioration.","PeriodicalId":20702,"journal":{"name":"Proceedings of the IEEE 2000 Custom Integrated Circuits Conference (Cat. No.00CH37044)","volume":"120 49","pages":"555-558"},"PeriodicalIF":0.0,"publicationDate":"2000-05-21","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"91409173","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 5

A 900 MHz, 2.5 mA CMOS frequency synthesizer with an automatic SC tuning loop 一个900兆赫，2.5毫安CMOS频率合成器与自动SC调谐回路

Proceedings of the IEEE 2000 Custom Integrated Circuits Conference (Cat. No.00CH37044) Pub Date : 2000-05-21 DOI: 10.1109/CICC.2000.852689

Tsung-Hsien Lin, W. Kaiser

引用次数: 138

A low power high spectral purity frequency translational loop for wireless applications 用于无线应用的低功率高频谱纯度频率平移环路

Proceedings of the IEEE 2000 Custom Integrated Circuits Conference (Cat. No.00CH37044) Pub Date : 2000-05-21 DOI: 10.1109/CICC.2000.852738

M. Margarit, M. Deen

引用次数: 6