ESSCIRC '88: Fourteenth European Solid-State Circuits Conference最新文献_第3页

A Comparison of GaAs HJBT and Silicon Bipolar Technologies For High Speed Analogue to Digital Converters 用于高速模拟数字转换器的GaAs HJBT和硅双极技术的比较

ESSCIRC '88: Fourteenth European Solid-State Circuits Conference Pub Date : 1988-09-01 DOI: 10.1109/ESSCIRC.1988.5468275

A. Joy, A. Holden, T. Leslie, P. Saul

引用次数: 4

A 60 MHz parameterizable program code storage element for D.S.P. applications 用于dsp应用的60mhz可参数化程序代码存储元件

ESSCIRC '88: Fourteenth European Solid-State Circuits Conference Pub Date : 1988-09-01 DOI: 10.1109/ESSCIRC.1988.5468446

J. Lammerts, C. Huizer, P. Hynes, M. Lecoutere

引用次数: 1

A GaAs High Speed Driver Circuit for R.F. Switches 用于射频开关的GaAs高速驱动电路

ESSCIRC '88: Fourteenth European Solid-State Circuits Conference Pub Date : 1988-09-01 DOI: 10.1109/ESSCIRC.1988.5468291

P. Saul, C. Powell, G. J. Gardiner, S. M. Jones

引用次数: 0

Limitations on the Integration of Analog Filters for Frequencies Below 10 Hz 频率低于10hz的模拟滤波器的集成限制

ESSCIRC '88: Fourteenth European Solid-State Circuits Conference Pub Date : 1988-09-01 DOI: 10.1109/ESSCIRC.1988.5468391

W. Deguelle

引用次数: 24

Low Power Logic for Micron and sub-Micron Bipolar Processes 微米和亚微米双极工艺的低功耗逻辑

ESSCIRC '88: Fourteenth European Solid-State Circuits Conference Pub Date : 1988-09-01 DOI: 10.1109/ESSCIRC.1988.5468306

P. Saul, R. J. Killips, D. G. Taylor

{"title":"Low Power Logic for Micron and sub-Micron Bipolar Processes","authors":"P. Saul, R. J. Killips, D. G. Taylor","doi":"10.1109/ESSCIRC.1988.5468306","DOIUrl":"https://doi.org/10.1109/ESSCIRC.1988.5468306","url":null,"abstract":"The first attempt at an improved logic form was reported in reference 1. The circuit diagram is shown in figure 1. The chief attribute of this circuit is the use of a junction FET in place of a PNP transistor in an \"I2L\" - like configuration. This was first demonstrated on a 3-micron fast digital process which did not offer a PNP, but where it was desirable to have high packing density logic. Since this process featured \"walled\" emitters, it was a relatively easy task to provide an FET by running the emitter implant straight across a p-type resistor. This generates a device which could equally well be described as an FET or as a \"pinch\" resistor. Although not particularly fast on this process, due to the very low current and the saturation of the NPN transistor in the \"on\" state, very good power-delay products were recorded for the ring oscillators. This style of gate will be mentioned below in the context of the new process trials. With the advent of a 1-micron based bipolar technology, the requirement for a power efficient logic became more obvious, since the process has a capability for at least 20,000 gates per chip. It would in most cases be impractical on power dissipation grounds to run all these gates at full speed if there was no requirement in the circuit to do so.","PeriodicalId":197244,"journal":{"name":"ESSCIRC '88: Fourteenth European Solid-State Circuits Conference","volume":"387 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1988-09-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"130031316","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 0

Gallium Arsenide Buffer Stores for Gbit/s Optical Fibre Transmission Systems 用于Gbit/s光纤传输系统的砷化镓缓冲存储器

ESSCIRC '88: Fourteenth European Solid-State Circuits Conference Pub Date : 1988-09-01 DOI: 10.1109/ESSCIRC.1988.5468322

P.J. Smith, P. Birdsall, C. Mallett

引用次数: 0

Interconnection and Packaging of Solid State Circuits 固态电路的互连与封装

ESSCIRC '88: Fourteenth European Solid-State Circuits Conference Pub Date : 1988-09-01 DOI: 10.1109/ESSCIRC.1988.5468432

D. Pedder

引用次数: 7

Integrated Selectivity for AM-Receivers am接收器的集成选择性

ESSCIRC '88: Fourteenth European Solid-State Circuits Conference Pub Date : 1988-09-01 DOI: 10.1109/ESSCIRC.1988.5468251

G. Grocnewold

引用次数: 0

Design of a Syndrome Generator Chip using the Piramid Design System 使用Piramid设计系统设计综合征发生器芯片

ESSCIRC '88: Fourteenth European Solid-State Circuits Conference Pub Date : 1988-09-01 DOI: 10.1109/ESSCIRC.1988.5468311

A. Delaruelle

引用次数: 9

A Symbolic Cell Synthesizer for CMOS IC Design 用于CMOS集成电路设计的符号单元合成器

ESSCIRC '88: Fourteenth European Solid-State Circuits Conference Pub Date : 1988-09-01 DOI: 10.1109/ESSCIRC.1988.5468356

R. Costa, F. Curatelli, D. Caviglia, G. M. Bisio

引用次数: 1