Limitations on the Integration of Analog Filters for Frequencies Below 10 Hz

Abstract

Possibilities and limitations are considered of realizing integrated analog filters with cut off frequencies below 10 Hz. To arrive at an acceptable low chip-area, electronic multiplication is required to enhance the time-constant(s). It is recognized that for a given supply voltage electronic multiplication reduces the dynamic range because of noise-and DC-offset multiplication. As an example a 10 Hz low-pass filter has been successfully integrated on 0.4 sq. mm of chip area in a BICMOS process.