发布求助
文献互助 智能选刊 最新文献

1989 Proceedings of the IEEE Custom Integrated Circuits Conference最新文献

筛选
英文 中文
A VLSI fuzzy logic inference engine for real-time process control 用于实时过程控制的VLSI模糊逻辑推理引擎
1989 Proceedings of the IEEE Custom Integrated Circuits Conference Pub Date : 1989-05-15 DOI: 10.1109/CICC.1989.56741
W. Dettloff, K. E. Yount
{"title":"A VLSI fuzzy logic inference engine for real-time process control","authors":"W. Dettloff, K. E. Yount","doi":"10.1109/CICC.1989.56741","DOIUrl":"https://doi.org/10.1109/CICC.1989.56741","url":null,"abstract":"The single-chip implementation of a general-purpose fuzzy logic inference engine is described. Features include a dynamically reconfigurable and cascadable architecture, TTL (transistor-transistor logic)-compatible host interface, laser-programmed redundancy, special mode for testability, RAM rule storage, and on-chip fuzzification and defuzzification. Up to 102 parallel rules can be processed in real-time control applications by utilizing a 1-μm, 3.3-V DLM CMOS technology. 580 KFLIPS (fuzzy logic inferences per second) are attained using 688 K transistors and 36-MHz operation","PeriodicalId":165054,"journal":{"name":"1989 Proceedings of the IEEE Custom Integrated Circuits Conference","volume":"63 2 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1989-05-15","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"122471570","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 35
A 100 K gate sub-micron BiCMOS gate array 一种100k栅极亚微米BiCMOS栅极阵列
1989 Proceedings of the IEEE Custom Integrated Circuits Conference Pub Date : 1989-05-15 DOI: 10.1109/CICC.1989.56717
J. Gallia, A. Yee, I. Wang, K. Chau, H. Davis, S. Swamy, T. Sridhar, V. Nguyen, K. Ruparel, K. Moore, C. Lemonds, B. Chae, P. Eyres, T. Yoshino, J. Pozadzides, R. Rine, Ashwin H. Shah
{"title":"A 100 K gate sub-micron BiCMOS gate array","authors":"J. Gallia, A. Yee, I. Wang, K. Chau, H. Davis, S. Swamy, T. Sridhar, V. Nguyen, K. Ruparel, K. Moore, C. Lemonds, B. Chae, P. Eyres, T. Yoshino, J. Pozadzides, R. Rine, Ashwin H. Shah","doi":"10.1109/CICC.1989.56717","DOIUrl":"https://doi.org/10.1109/CICC.1989.56717","url":null,"abstract":"A BiCMOS gate array in 0.8-μm technology has been developed with gate delays of 360 ps with a 0.4 pF load. A compact base cell (750 μm2/gate) has been designed with full bipolar drive capability. A 160 K-gate array has been built on a 1.14 cm square chip with ECL (emitter-coupled logic) I/O capability. Placing and routing in three levels of metal provide array utilization up to 92%. A description is given of the chip architecture and the implementation of a dual-cascode digital filter (74 K gates) with testability features such as JTAG and two-phase scan","PeriodicalId":165054,"journal":{"name":"1989 Proceedings of the IEEE Custom Integrated Circuits Conference","volume":"23 9 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1989-05-15","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"126844905","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 19
BiNMOS: a basic cell for BiCMOS sea-of-gates 双mos:双mos栅极的基本单元
1989 Proceedings of the IEEE Custom Integrated Circuits Conference Pub Date : 1989-05-15 DOI: 10.1109/CICC.1989.56710
A. El Gamal, J. Kouloheris, D. How, M. Morf
{"title":"BiNMOS: a basic cell for BiCMOS sea-of-gates","authors":"A. El Gamal, J. Kouloheris, D. How, M. Morf","doi":"10.1109/CICC.1989.56710","DOIUrl":"https://doi.org/10.1109/CICC.1989.56710","url":null,"abstract":"A BiNMOS test chip has been designed and fabricated in 0.8-μm BiCMOS technology. The test chip consists of a 4×22 array of BiNMOS cells. The test structures include a ring oscillator, a 4-bit SRAM (static random-access memory) core, five types of buffers, a MUX, and a shift register. Ring oscillator measurements indicate a basic BiNMOS inverter delay of 240 ps (FO=1), a result that agrees well with simulation","PeriodicalId":165054,"journal":{"name":"1989 Proceedings of the IEEE Custom Integrated Circuits Conference","volume":"48 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1989-05-15","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"126653228","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 54
Built-in test of CMOS state machines with realistic faults: a system perspective 具有实际故障的CMOS状态机的内置测试:系统视角
1989 Proceedings of the IEEE Custom Integrated Circuits Conference Pub Date : 1989-05-15 DOI: 10.1109/CICC.1989.56811
M. Katoozi, M. Soma
{"title":"Built-in test of CMOS state machines with realistic faults: a system perspective","authors":"M. Katoozi, M. Soma","doi":"10.1109/CICC.1989.56811","DOIUrl":"https://doi.org/10.1109/CICC.1989.56811","url":null,"abstract":"A built-in test system that is capable of parallel testing all combinational and sequential arrays on a CMOS chip is presented. The system is based on a recently introduced tristate multiplexing design for programmable and register logic arrays and requires minimal on-chip test storage and silicon area overhead. The test procedure is tailored to the detection of real mask defects in the layout of the array. The system also uses simple and economical data compaction circuit that provides a good fault coverage while not precluding the use of more sophisticated data compactors","PeriodicalId":165054,"journal":{"name":"1989 Proceedings of the IEEE Custom Integrated Circuits Conference","volume":"1 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1989-05-15","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"124382941","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 2
Q20D080 analog RAM logic array Q20D080模拟RAM逻辑阵列
1989 Proceedings of the IEEE Custom Integrated Circuits Conference Pub Date : 1989-05-15 DOI: 10.1109/CICC.1989.56762
C. Blake, M. Hollabaugh
{"title":"Q20D080 analog RAM logic array","authors":"C. Blake, M. Hollabaugh","doi":"10.1109/CICC.1989.56762","DOIUrl":"https://doi.org/10.1109/CICC.1989.56762","url":null,"abstract":"An ECL (emitter-coupled logic)-structured array containing 1520 logic cells, 2560 bits of RAM, and a customizable analog section is described. The special needs of high performance VLSI testers was the driving force behind its organization and architecture. The chip is fabricated with a trench isolation bipolar process with 1-μm features, double layers of polysilicon, and triple layers of metallization","PeriodicalId":165054,"journal":{"name":"1989 Proceedings of the IEEE Custom Integrated Circuits Conference","volume":"13 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1989-05-15","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"121618952","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
Optimized design method for full-custom microprocessors 全定制微处理器的优化设计方法
1989 Proceedings of the IEEE Custom Integrated Circuits Conference Pub Date : 1989-05-15 DOI: 10.1109/CICC.1989.56790
K. Usami, J. Iwamura
{"title":"Optimized design method for full-custom microprocessors","authors":"K. Usami, J. Iwamura","doi":"10.1109/CICC.1989.56790","DOIUrl":"https://doi.org/10.1109/CICC.1989.56790","url":null,"abstract":"An effective design method for VLSI-based microprocessors is proposed. The chip is divided into three components, namely control logic, data paths, and macrocells, at a very early stage. The control logic is automatically designed by logic synthesis and automatic placement and routing. For the data paths and the macrocells, logic and layout are designed manually. By combining the design method with so-called design-pipelining, a 32-bit microprocessor with 460 K transistors was designed in a year without sacrificing the chip size and performance. The method's impact on design effort is also discussed","PeriodicalId":165054,"journal":{"name":"1989 Proceedings of the IEEE Custom Integrated Circuits Conference","volume":"21 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1989-05-15","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"115308485","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 8
A synthetic neural integrated circuit 合成神经集成电路
1989 Proceedings of the IEEE Custom Integrated Circuits Conference Pub Date : 1989-05-15 DOI: 10.1109/CICC.1989.56743
L. Akers, M. Walker, R. Grondin, D. Ferry
{"title":"A synthetic neural integrated circuit","authors":"L. Akers, M. Walker, R. Grondin, D. Ferry","doi":"10.1109/CICC.1989.56743","DOIUrl":"https://doi.org/10.1109/CICC.1989.56743","url":null,"abstract":"Integrated circuits are approaching biological complexity in device count. Biological systems are fault tolerant, adaptive, and trainable, and the possibility exists for similar characteristics in ICs. The authors report a limited-interconnect, highly layered synthetic neural network that implements these ideals. These networks are specifically designed to scale to tens of thousands of processing elements on current production size dies. A compact analog cell, a training algorithm, and a limited-interconnect architecture which has demonstrated neuromorphic behavior are described","PeriodicalId":165054,"journal":{"name":"1989 Proceedings of the IEEE Custom Integrated Circuits Conference","volume":"33 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1989-05-15","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"122630581","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 5
A bit-serial VLSI receptive field accumulator 位串行VLSI接收场累加器
1989 Proceedings of the IEEE Custom Integrated Circuits Conference Pub Date : 1989-05-15 DOI: 10.1109/CICC.1989.56742
K. Strohbehn, A. Andreou
{"title":"A bit-serial VLSI receptive field accumulator","authors":"K. Strohbehn, A. Andreou","doi":"10.1109/CICC.1989.56742","DOIUrl":"https://doi.org/10.1109/CICC.1989.56742","url":null,"abstract":"A digital bit-serial VLSI chip for accumulating neural activations of a population of neurons that form a linear receptive field is discussed. This type of VLSI circuit is complementary to the best-match classifiers described in the literature. The circuit is called a brute force detector (BFD). The authors have designed and fabricated a prototype BFD neuron cascade through MOSIS in a 3-μm p-well CMOS process (M83M run). The results indicate that a wafer-scale, restructurable version of a detector could be constructed that could implement on the order of 105 receptive fields. A receiver using a cascade of such wafers would be of great practical value for radar and sonar applications as well as useful for the search for extraterrestrial intelligence (SETI)","PeriodicalId":165054,"journal":{"name":"1989 Proceedings of the IEEE Custom Integrated Circuits Conference","volume":"39 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1989-05-15","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"125030789","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 3
Computer aids for high performance CMOS custom design 计算机辅助高性能CMOS定制设计
1989 Proceedings of the IEEE Custom Integrated Circuits Conference Pub Date : 1989-05-15 DOI: 10.1109/CICC.1989.56792
T. C. Poon, Y. Oh, W. Oswald, P. Magarshack
{"title":"Computer aids for high performance CMOS custom design","authors":"T. C. Poon, Y. Oh, W. Oswald, P. Magarshack","doi":"10.1109/CICC.1989.56792","DOIUrl":"https://doi.org/10.1109/CICC.1989.56792","url":null,"abstract":"A set of design tools that creates the framework for a loading-edge full-custom design methodology has been developed. The tools provide the design flexibility and accuracy needed to achieve maximum performance in a quality design. Complex chips with clock rates from 90 MHz to 250 MHz have been economically built using the three latest generations of CMOS processing technologies, sized at 1.75 μm, 1.25 μm, and 0.9 μm","PeriodicalId":165054,"journal":{"name":"1989 Proceedings of the IEEE Custom Integrated Circuits Conference","volume":"80 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1989-05-15","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"127829016","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 2
Automatic circuit and layout design for mixed analog/digital ASICs 模拟/数字混合集成电路的自动电路和布局设计
1989 Proceedings of the IEEE Custom Integrated Circuits Conference Pub Date : 1989-05-15 DOI: 10.1109/CICC.1989.56773
J. Trontelj, L. Trontelj, T. Slivnik, T. Pletersek, G. Shenton
{"title":"Automatic circuit and layout design for mixed analog/digital ASICs","authors":"J. Trontelj, L. Trontelj, T. Slivnik, T. Pletersek, G. Shenton","doi":"10.1109/CICC.1989.56773","DOIUrl":"https://doi.org/10.1109/CICC.1989.56773","url":null,"abstract":"The basis for the automation of mixed analog/digital ASIC (application-specific integrated circuit) design is a method previously proposed by the authors. The essence of the method is the introduction of so-called personalized cells, which are optimized to fit the specific needs of the current design. A deterministic method for operational amplifier and layout compilation is presented. In addition, a method is introduced to describe the critical layout parameters in a schematic capture program","PeriodicalId":165054,"journal":{"name":"1989 Proceedings of the IEEE Custom Integrated Circuits Conference","volume":"42 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1989-05-15","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"120983549","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 5
首页 上一页
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整，为了账户安全，请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
请完成安全验证×
相关产品
×
本文献相关产品
联系我们：info@booksci.cn Book学术提供免费学术资源搜索服务，方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号：481959085
Book学术官方微信