发布求助
文献互助 智能选刊 最新文献

1989 Proceedings of the IEEE Custom Integrated Circuits Conference最新文献

筛选
英文 中文
An intelligent multiplexer/driver integrated circuit for an implantable multichannel blood flowmeter 一种用于植入式多通道血流计的智能多路复用/驱动集成电路
1989 Proceedings of the IEEE Custom Integrated Circuits Conference Pub Date : 1989-05-15 DOI: 10.1109/CICC.1989.56734
K.-W.W. Yeung, J. Meindl
{"title":"An intelligent multiplexer/driver integrated circuit for an implantable multichannel blood flowmeter","authors":"K.-W.W. Yeung, J. Meindl","doi":"10.1109/CICC.1989.56734","DOIUrl":"https://doi.org/10.1109/CICC.1989.56734","url":null,"abstract":"A custom intelligent multiplexer/driver (IMD) IC was designed for use with an implantable three-channel ultrasonic pulsed Doppler blood flowmeter. It also facilitated the development of a system architecture for the three-channel flowmeter by adding only 0.8 mW to the 30 mW of power consumption in the implanted portion of the single-channel flowmeter. By sending RF command signals to the implanted electronics, the flowmeter can operate in either the single- or multichannel mode. A unique transducer multiplexing circuit was incorporated on the IMD to obtain a round-trip channel isolation of 38 dB while operating on a 2.7 V battery. This channel isolation is an order of magnitude superior to that obtained by an earlier approach. A power transistor was fabricated (on the IMD) with standard MOS processes to achieve an on-resistance of 3 Ω (at a gate-source voltage of 2.7 V) and rise and fall times of 10 ns for 6-MHz transducer excitation","PeriodicalId":165054,"journal":{"name":"1989 Proceedings of the IEEE Custom Integrated Circuits Conference","volume":"232 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1989-05-15","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"115686602","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 1
A high density NAND EEPROM with block-page programming for microcomputer applications 用于微型计算机的具有块页编程功能的高密度NAND EEPROM
1989 Proceedings of the IEEE Custom Integrated Circuits Conference Pub Date : 1989-05-15 DOI: 10.1109/CICC.1989.56726
M. Momodomi, Y. Iwata, Tomoharu Tanaka, Y. Itoh, R. Shirota, F. Masuoka
{"title":"A high density NAND EEPROM with block-page programming for microcomputer applications","authors":"M. Momodomi, Y. Iwata, Tomoharu Tanaka, Y. Itoh, R. Shirota, F. Masuoka","doi":"10.1109/CICC.1989.56726","DOIUrl":"https://doi.org/10.1109/CICC.1989.56726","url":null,"abstract":"A 5 V-only 4 Mb NAND EEPROM (electrically erasable programmable read-only memory) has been successfully developed. The EEPROM has on-chip high-voltage generators, so the system needs only a 5 V power supply. The block-page erase/program mode realizes high-speed programming. On-chip test circuits provide high reliability. The NAND EEPROM has many applications for compact microcomputer systems, which need large storage systems with low power consumption","PeriodicalId":165054,"journal":{"name":"1989 Proceedings of the IEEE Custom Integrated Circuits Conference","volume":"34 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1989-05-15","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"121051454","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 6
A precision optical metering system for medical instrumentation 一种用于医疗仪器的精密光学计量系统
1989 Proceedings of the IEEE Custom Integrated Circuits Conference Pub Date : 1989-05-15 DOI: 10.1109/CICC.1989.56707
W. Krenik, D. Gonzalez, E. G. Dierschke, L.J. Izzi, B. Carter, J. White, R. Miller
{"title":"A precision optical metering system for medical instrumentation","authors":"W. Krenik, D. Gonzalez, E. G. Dierschke, L.J. Izzi, B. Carter, J. White, R. Miller","doi":"10.1109/CICC.1989.56707","DOIUrl":"https://doi.org/10.1109/CICC.1989.56707","url":null,"abstract":"An optical metering system, including a custom photosensor and a 12-bit dual-slope analog-to-digital converter, has been developed. System requirements are discussed, and a design based on full integration of all active and passive circuit components is adopted. The design of system components and the performance levels achieved are covered in detail","PeriodicalId":165054,"journal":{"name":"1989 Proceedings of the IEEE Custom Integrated Circuits Conference","volume":"114 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1989-05-15","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"127322772","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 1
A 7.5 ns 350 mW BiCMOS PAL-type device 7.5 ns 350 mW BiCMOS pal型器件
1989 Proceedings of the IEEE Custom Integrated Circuits Conference Pub Date : 1989-05-15 DOI: 10.1109/CICC.1989.56695
R. Leung, K. Le, C. Sung, Y. Chu, G. Conner, R. Lane, J. de Jong
{"title":"A 7.5 ns 350 mW BiCMOS PAL-type device","authors":"R. Leung, K. Le, C. Sung, Y. Chu, G. Conner, R. Lane, J. de Jong","doi":"10.1109/CICC.1989.56695","DOIUrl":"https://doi.org/10.1109/CICC.1989.56695","url":null,"abstract":"A BiCMOS PAL-type device is described. It has a propagation delay of 7.5 ns and consumes 350 mW of power. The circuit has eight inputs, four bidirectional input/outputs and four registered outputs (known as 16R4 in databooks). The technology is a twin-well, merged bipolar and CMOS (BiCMOS) process. The minimum feature size is 1.2 μm","PeriodicalId":165054,"journal":{"name":"1989 Proceedings of the IEEE Custom Integrated Circuits Conference","volume":"102 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1989-05-15","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"115998618","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
Design of digital audio input output chip 数字音频输入输出芯片的设计
1989 Proceedings of the IEEE Custom Integrated Circuits Conference Pub Date : 1989-05-15 DOI: 10.1109/CICC.1989.56758
M. Ligthart, A. Bechtolsheim, G. De Micheli, A. El Gamal
{"title":"Design of digital audio input output chip","authors":"M. Ligthart, A. Bechtolsheim, G. De Micheli, A. El Gamal","doi":"10.1109/CICC.1989.56758","DOIUrl":"https://doi.org/10.1109/CICC.1989.56758","url":null,"abstract":"The design of a digital audio input output (DAIO) chip that interfaces a standard 16/32-bit microprocessor bus with audio devices based on the AES protocol is described. This novel design provides general-purpose microprocessor systems with the ability to communicate with compact-disk and digital-audio-tape players. The chip is designed, using high-level and logic synthesis tools, from a function description in a hardware description language","PeriodicalId":165054,"journal":{"name":"1989 Proceedings of the IEEE Custom Integrated Circuits Conference","volume":"32 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1989-05-15","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"114182053","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 15
A new multi-level timing simulation environment for timing verification 一种用于时序验证的多级时序仿真环境
1989 Proceedings of the IEEE Custom Integrated Circuits Conference Pub Date : 1989-05-15 DOI: 10.1109/CICC.1989.56746
J. Benkoski, M. P. Chew, A. Strojwas
{"title":"A new multi-level timing simulation environment for timing verification","authors":"J. Benkoski, M. P. Chew, A. Strojwas","doi":"10.1109/CICC.1989.56746","DOIUrl":"https://doi.org/10.1109/CICC.1989.56746","url":null,"abstract":"The authors present a timing simulation environment that attempts to reduce the number of test patterns and features a novel multilevel timing simulator. In the proposed environment, the information contained in the logic description is used to recognize groups of test patterns that result in identical output transitions and therefore may be redundant. This information is also utilized to identify dormant subcircuits during the simulation. In addition, the authors describe a macromodeling methodology that provides multiple levels of modeling and further enhances the efficiency of the timing simulator","PeriodicalId":165054,"journal":{"name":"1989 Proceedings of the IEEE Custom Integrated Circuits Conference","volume":"81 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1989-05-15","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"129541720","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 1
A three-transistor model for submicron MOSFET 亚微米MOSFET的三晶体管模型
1989 Proceedings of the IEEE Custom Integrated Circuits Conference Pub Date : 1989-05-15 DOI: 10.1109/CICC.1989.56724
S. Wong, H. Lin
{"title":"A three-transistor model for submicron MOSFET","authors":"S. Wong, H. Lin","doi":"10.1109/CICC.1989.56724","DOIUrl":"https://doi.org/10.1109/CICC.1989.56724","url":null,"abstract":"A three-transistor model is presented for simulating threshold voltage reduction due to the charge-sharing effect and damage induced degradation in submicrometer MOSFETs. The channel behavior is treated with three MOSFETs in series. These MOSFETs have different threshold voltages and mobilities due to charge sharing and surface damage. An analytic solution is derived, and the results agree with MINIMOS2 and experimental data. This model is simpler and more computationally efficient for circuit simulation than the usual 2-D numerical modeling approaches","PeriodicalId":165054,"journal":{"name":"1989 Proceedings of the IEEE Custom Integrated Circuits Conference","volume":"80 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1989-05-15","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"128644996","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
A dual-poly (n+/p+) gate, Ti-salicide, double-metal technology for submicron CMOS ASIC and logic applications 采用双聚(n+/p+)栅极、Ti-salicide、双金属技术，适用于亚微米CMOS ASIC和逻辑应用
1989 Proceedings of the IEEE Custom Integrated Circuits Conference Pub Date : 1989-05-15 DOI: 10.1109/CICC.1989.56786
Shih-Wei Sun, M. Swenson, J. Yeargain, C. Lee, C. Swift, J. Pfiester, W. Bibeau, W. Atwell
{"title":"A dual-poly (n+/p+) gate, Ti-salicide, double-metal technology for submicron CMOS ASIC and logic applications","authors":"Shih-Wei Sun, M. Swenson, J. Yeargain, C. Lee, C. Swift, J. Pfiester, W. Bibeau, W. Atwell","doi":"10.1109/CICC.1989.56786","DOIUrl":"https://doi.org/10.1109/CICC.1989.56786","url":null,"abstract":"The process architecture and device characteristics of a submicrometer CMOS n+/p+ poly gate, Ti-salicide, double-metal technology are described. Tradeoffs among circuit shrinkability, device gain, and hot-carrier-injection susceptibility are discussed. This technology has been successfully implemented in a 0.8-μm unified-design-rule high-performance high-end MPU product","PeriodicalId":165054,"journal":{"name":"1989 Proceedings of the IEEE Custom Integrated Circuits Conference","volume":"44 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1989-05-15","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"129282818","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 3
An 8-bit two-step flash A/D converter for video applications 用于视频应用的8位两步闪存A/D转换器
1989 Proceedings of the IEEE Custom Integrated Circuits Conference Pub Date : 1989-05-15 DOI: 10.1109/CICC.1989.56700
A. Cremonesi, F. Maloberti, G. Torelli, C. Vacchi
{"title":"An 8-bit two-step flash A/D converter for video applications","authors":"A. Cremonesi, F. Maloberti, G. Torelli, C. Vacchi","doi":"10.1109/CICC.1989.56700","DOIUrl":"https://doi.org/10.1109/CICC.1989.56700","url":null,"abstract":"A novel configuration for two-step analog-to-digital (A/D) flash conversion is described. The coarse and fine conversions are performed with a four-bit multiplexed flash converter, so only 15 comparators are necessary for an eight-bit converter. The D/A conversion and the subtraction required for the circuit operation are performed using the charge redistribution technique. A test chip, integrated with a 3-μm CMOS technology (area=3 mm2), has demonstrated the effectiveness of the proposed configuration","PeriodicalId":165054,"journal":{"name":"1989 Proceedings of the IEEE Custom Integrated Circuits Conference","volume":"36 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1989-05-15","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"130508553","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 13
A hierarchical floor-planning, placement, and routing tool for sea-of-gates designs 一个分层地板规划，布局和路由工具的海门设计
1989 Proceedings of the IEEE Custom Integrated Circuits Conference Pub Date : 1989-05-15 DOI: 10.1109/CICC.1989.56680
C. Ng, S. Ashtaputre, E. Chambers, Kieu-Huong Do, S.-T. Hui, R. Mody, D. Wong
{"title":"A hierarchical floor-planning, placement, and routing tool for sea-of-gates designs","authors":"C. Ng, S. Ashtaputre, E. Chambers, Kieu-Huong Do, S.-T. Hui, R. Mody, D. Wong","doi":"10.1109/CICC.1989.56680","DOIUrl":"https://doi.org/10.1109/CICC.1989.56680","url":null,"abstract":"The authors present an automatic layout system for designing large sea-of-gates gate arrays. This tool combines a floorplanning tool with an automatic placement and routing tool. It is designed to handle 250 K-gate arrays with special functional blocks such as RAM and ROM. It provides features for current processing, timing-driven layout, special clock distribution, and power distribution. The tool is currently being tested for designing the industry's most complex sea-of-gates gate arrays","PeriodicalId":165054,"journal":{"name":"1989 Proceedings of the IEEE Custom Integrated Circuits Conference","volume":"79 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1989-05-15","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"129135454","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 9
下一页 尾页
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整，为了账户安全，请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
请完成安全验证×
相关产品
×
本文献相关产品
联系我们：info@booksci.cn Book学术提供免费学术资源搜索服务，方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号：481959085
Book学术官方微信