发布求助
文献互助 智能选刊 最新文献

1995 IEEE International SOI Conference Proceedings最新文献

筛选
英文 中文
A physical thermal resistance model for vertical BJTs on SOI SOI上垂直bjt的物理热阻模型
1995 IEEE International SOI Conference Proceedings Pub Date : 1995-10-03 DOI: 10.1109/SOI.1995.526472
D. T. Zweidinger, J. Brodsky, R. Fox
{"title":"A physical thermal resistance model for vertical BJTs on SOI","authors":"D. T. Zweidinger, J. Brodsky, R. Fox","doi":"10.1109/SOI.1995.526472","DOIUrl":"https://doi.org/10.1109/SOI.1995.526472","url":null,"abstract":"Because BJT currents are highly temperature sensitive, self-heating is very important in analog BJT circuits. Dielectrically isolated BJTs (DIBJTs) typically have thermal resistance R/sub TH/ three or more times higher than their bulk counterparts. Circuit simulators are readily modified to account for such effects, but characterizing thermal effects in DIBJTs is rather difficult: self-heating complicates extraction of the temperature dependences and R/sub TH/, and models that predict R/sub TH/ in bulk BJTs do not apply for SOI because of the more complicated boundary conditions. This paper describes a scalable model for R/sub TH/ in vertical DIBJTs, along with a technique for extracting R/sub TH/ in BJTs. The modeled measurements are shown to agree quite well.","PeriodicalId":149490,"journal":{"name":"1995 IEEE International SOI Conference Proceedings","volume":"46 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1995-10-03","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"127924446","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 1
Results on noise examination of fully-depleted accumulation mode SOI pMOSFETs 全耗尽积累型SOI pmosfet的噪声检测结果
1995 IEEE International SOI Conference Proceedings Pub Date : 1995-10-03 DOI: 10.1109/SOI.1995.526448
N. Lukvanchikova, M. Petrichuk, M. Garbar, E. Simoen, C. Claeys
{"title":"Results on noise examination of fully-depleted accumulation mode SOI pMOSFETs","authors":"N. Lukvanchikova, M. Petrichuk, M. Garbar, E. Simoen, C. Claeys","doi":"10.1109/SOI.1995.526448","DOIUrl":"https://doi.org/10.1109/SOI.1995.526448","url":null,"abstract":"Noise spectroscopy of levels is known to be a high-sensitive method for detection of defects, determination of their parameters and elucidation of their nature. This method is based on the analysis of generation-recombination noise that accompanies the processes of charge carrier capture and release on different centers in a semiconductor material or device. The purpose of this paper is to demonstrate the efficiency of the application of low-frequency noise methods for characterization of thin film fully-depleted accumulation mode SOI pMOSFETs.","PeriodicalId":149490,"journal":{"name":"1995 IEEE International SOI Conference Proceedings","volume":"5 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1995-10-03","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"128081048","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 2
Accumulation-type vs. inversion-type: narrow channel effect in VLSI mesa-isolated fully-depleted ultra-thin SOI PMOS devices 累积型与反转型:VLSI平台隔离全耗尽超薄SOI PMOS器件中的窄通道效应
1995 IEEE International SOI Conference Proceedings Pub Date : 1995-10-03 DOI: 10.1109/SOI.1995.526449
K. Su, J. Kuo
{"title":"Accumulation-type vs. inversion-type: narrow channel effect in VLSI mesa-isolated fully-depleted ultra-thin SOI PMOS devices","authors":"K. Su, J. Kuo","doi":"10.1109/SOI.1995.526449","DOIUrl":"https://doi.org/10.1109/SOI.1995.526449","url":null,"abstract":"The paper reports the sidewall-related narrow channel effect in mesa-isolated fully-depleted ultra-thin SOI inversion-type and accumulation-type PMOS devices. Based on the study, contrary to inversion-type devices, the threshold voltage of mesa-isolated ultra-thin SOI accumulation-type PMOS devices shrinks as the channel width scales down as a result of the buried-channel effect influenced by the sidewall via the buried oxide.","PeriodicalId":149490,"journal":{"name":"1995 IEEE International SOI Conference Proceedings","volume":"20 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1995-10-03","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"128333155","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 3
Smart-power solenoid driver for 300/spl deg/C operation 智能电源电磁驱动器300/spl度/C操作
1995 IEEE International SOI Conference Proceedings Pub Date : 1995-10-03 DOI: 10.1109/SOI.1995.526495
W. Maszara, D. Boyko, A. Caviglia, G. Goetz, J. B. Mckitterick, J. O'connor
{"title":"Smart-power solenoid driver for 300/spl deg/C operation","authors":"W. Maszara, D. Boyko, A. Caviglia, G. Goetz, J. B. Mckitterick, J. O'connor","doi":"10.1109/SOI.1995.526495","DOIUrl":"https://doi.org/10.1109/SOI.1995.526495","url":null,"abstract":"A 28 volt solenoid driver has been realized in partially-depleted SOI CMOS technology. The design features an n-channel high voltage MOSFET with an extended drain and a polysilicon field plate, and an on-board flyback diode, each capable of sinking 0.5 A of current and dissipating about 1 W of DC power. Pulse-width modulation (PWM) control maintains low dynamic power dissipation in the drive FET, while the externally selectable \"pull-in and hold\" function, which reduces the maximum operating current, helps to minimize the overall chip power. Saturation detection, current sense, and overcurrent fault outputs are provided to assist the system designer. The device was fabricated on SIMOX wafers with 340 nm of Si film using our 1.25 /spl mu/m CMOS SOI process with single level Ti/W interconnects and CoSi/sub 2/ contacts. Our Ti/W metallization, capped with Si/sub 3/N/sub 4/ for corrosion protection, has been evaluated to have a lifetime of /spl sim/16.7 years for 300/spl deg/C operation at 10/sup 6/ A/cm/sup 2/ (a 10% resistance increase was the definition of failure). The output power transistor has been formed with our standard CMOS process. Its gate dimensions were L=2 /spl mu/m and W=48,000 /spl mu/m, with a drain extension of 2.8 /spl mu/m.","PeriodicalId":149490,"journal":{"name":"1995 IEEE International SOI Conference Proceedings","volume":"1 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1995-10-03","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"129227293","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 3
Buried WSi/sub x/ SOI structures 埋藏的WSi/ subx / SOI结构
1995 IEEE International SOI Conference Proceedings Pub Date : 1995-10-03 DOI: 10.1109/SOI.1995.526498
K. Yallup, R. Wilson, C. Quinn, B. McDonnell, S. Blackstone
{"title":"Buried WSi/sub x/ SOI structures","authors":"K. Yallup, R. Wilson, C. Quinn, B. McDonnell, S. Blackstone","doi":"10.1109/SOI.1995.526498","DOIUrl":"https://doi.org/10.1109/SOI.1995.526498","url":null,"abstract":"Tungsten silicide is a well know material used widely in the semiconductor industry, particularly for reducing the conductivity of polysilicon layers. A similar concept has been proposed for the reduction of buried layer resistance in bipolar and smart power circuits. This paper examines in detail the stability of a buried CVD WSi/sub x/ SOI structure and discusses the silicon microstructure as a function of temperature and doping of the layer, SIMS analysis of the silicon layer on top of the silicide layer, and etchability of the silicide layer. It is found that the silicide layer is stable to high temperature and remains intact. In addition it is shown that the SOI layer is not contaminated by the silicide layer. Electrical contact between the silicide layer is also established. Finally a trench etch process is presented which can pattern the film in a single step.","PeriodicalId":149490,"journal":{"name":"1995 IEEE International SOI Conference Proceedings","volume":"23 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1995-10-03","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"125550209","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 4
Tantalum-gate SOI MOSFET's featuring excellent threshold voltage control in low-power applications 钽栅极SOI MOSFET在低功耗应用中具有出色的阈值电压控制
1995 IEEE International SOI Conference Proceedings Pub Date : 1995-10-03 DOI: 10.1109/SOI.1995.526478
H. Shimada, T. Ushiki, Y. Hirano, T. Ohmi
{"title":"Tantalum-gate SOI MOSFET's featuring excellent threshold voltage control in low-power applications","authors":"H. Shimada, T. Ushiki, Y. Hirano, T. Ohmi","doi":"10.1109/SOI.1995.526478","DOIUrl":"https://doi.org/10.1109/SOI.1995.526478","url":null,"abstract":"In this paper it is successfully demonstrated that Ta-gate SOI MOSFETs have excellent threshold voltage control in 1V applications.","PeriodicalId":149490,"journal":{"name":"1995 IEEE International SOI Conference Proceedings","volume":"22 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1995-10-03","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"116536789","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 7
Polarity dependence of gate oxide quality with SOI substrates SOI衬底栅氧化物质量的极性依赖性
1995 IEEE International SOI Conference Proceedings Pub Date : 1995-10-03 DOI: 10.1109/SOI.1995.526458
H. Tseng, P. Tobin, S. Hong
{"title":"Polarity dependence of gate oxide quality with SOI substrates","authors":"H. Tseng, P. Tobin, S. Hong","doi":"10.1109/SOI.1995.526458","DOIUrl":"https://doi.org/10.1109/SOI.1995.526458","url":null,"abstract":"Gate oxides grown on SIMOX wafers contain defects originating from the substrate. The defect-induced traps may cause a threshold voltage instability problem for SOI MOSFET devices as well as gate oxide reliability degradation. Therefore it is essential to study the effect of traps on gate oxide quality with SOI substrates. In this paper, different trap behavior near different electrodes is presented. We find that there are high density positive-charged traps near the poly gate electrode. In addition to the rough poly/Si0/sub 2/ interface, the existence of a high density of positive traps close to the poly/SiO/sub 2/ interface could further degrade the gate oxide reliability for gate injection polarity with SOI wafers.","PeriodicalId":149490,"journal":{"name":"1995 IEEE International SOI Conference Proceedings","volume":"21 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1995-10-03","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"121388730","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
Front and back gate interface-trap generation due to hot carrier stress in fully depleted SOI/MOSFETs 完全耗尽SOI/ mosfet中由于热载流子应力而产生的前后栅极界面陷阱
1995 IEEE International SOI Conference Proceedings Pub Date : 1995-10-03 DOI: 10.1109/SOI.1995.526457
Yujun Li, T. Ma
{"title":"Front and back gate interface-trap generation due to hot carrier stress in fully depleted SOI/MOSFETs","authors":"Yujun Li, T. Ma","doi":"10.1109/SOI.1995.526457","DOIUrl":"https://doi.org/10.1109/SOI.1995.526457","url":null,"abstract":"The analysis of hot-carrier induced degradation of SOI/MOSFETs is a complicated problem due to the dual channel and front-back coupling effect. Opinions vary as to whether hot-carrier stress of the front (or back) channel results in damage of the opposite channel. Most of the previous studies have used channel current or transconductance as the monitor of hot-carrier induced degradation in SOI/MOSFETs, which often does not allow clear separation between interface-trap generation and charge trapping at both interfaces. In this paper, by systematically examining the charge-pumping currents, junction recombination currents, static I/sub d/-V/sub g/ characteristics, and transconductance curves, we will demonstrate that the opposite channel is indeed damaged during channel hot-carrier (HC) stress, and this damage can be separated from the front-back coupling effect.","PeriodicalId":149490,"journal":{"name":"1995 IEEE International SOI Conference Proceedings","volume":"21 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1995-10-03","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"114193363","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
Effect of nitrogen and argon anneals on the leakage current of SIMOX TFSOI devices 氮气和氩气退火对SIMOX TFSOI器件泄漏电流的影响
1995 IEEE International SOI Conference Proceedings Pub Date : 1995-10-03 DOI: 10.1109/SOI.1995.526452
H. Shin, T. Wetteroth, S. Wilson, G. Harris, D. Schroder, W. Krull, M. Alles
{"title":"Effect of nitrogen and argon anneals on the leakage current of SIMOX TFSOI devices","authors":"H. Shin, T. Wetteroth, S. Wilson, G. Harris, D. Schroder, W. Krull, M. Alles","doi":"10.1109/SOI.1995.526452","DOIUrl":"https://doi.org/10.1109/SOI.1995.526452","url":null,"abstract":"High temperature annealing treatment is a critical step in SIMOX technology. Inert gases such as Ar or N/sub 2/ can be used during this anneal along with a small amount of oxygen. Characterization of TFSOI near-fully-depleted devices built on Ar and N/sub 2/ annealed SIMOX indicate that, in the N/sub 2/ annealed material, nitrogen atoms may become trapped at the SOI/BOX interface and cause excessive sub-threshold leakage in NMOS devices. This paper will discuss the effect of nitrogen on the device characteristics based on electrical and chemical measurements.","PeriodicalId":149490,"journal":{"name":"1995 IEEE International SOI Conference Proceedings","volume":"11 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1995-10-03","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"121326595","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 3
Surface photovoltage monitoring of the Si-buried oxide interface charges 硅埋氧化物界面电荷的表面光电压监测
1995 IEEE International SOI Conference Proceedings Pub Date : 1995-10-03 DOI: 10.1109/SOI.1995.526456
K. Nauka, M. Cao, F. Assaderaghi
{"title":"Surface photovoltage monitoring of the Si-buried oxide interface charges","authors":"K. Nauka, M. Cao, F. Assaderaghi","doi":"10.1109/SOI.1995.526456","DOIUrl":"https://doi.org/10.1109/SOI.1995.526456","url":null,"abstract":"Shows that SPV can be employed for fast and reliable monitoring ofthe Si-BOX interfacial charges. Simulation ofthe 0.25 pm CMOS-SOI transistor indicated degradation ofthe subthreshold leakage when the charge density exceeded 2 * 10/sup 12/ cm-2. Further MOSFET miniaturization could lower the critical value of Q/sub Si-Box/ to the levels presently observed in SIMOX SOI wafers.","PeriodicalId":149490,"journal":{"name":"1995 IEEE International SOI Conference Proceedings","volume":"31 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1995-10-03","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"125048906","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 2
首页 上一页 下一页 尾页
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整，为了账户安全，请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
请完成安全验证×
相关产品
×
本文献相关产品
联系我们：info@booksci.cn Book学术提供免费学术资源搜索服务，方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号：604180095
Book学术官方微信
小红书