智能电源电磁驱动器300/spl度/C操作

W. Maszara, D. Boyko, A. Caviglia, G. Goetz, J. B. Mckitterick, J. O'connor
{"title":"智能电源电磁驱动器300/spl度/C操作","authors":"W. Maszara, D. Boyko, A. Caviglia, G. Goetz, J. B. Mckitterick, J. O'connor","doi":"10.1109/SOI.1995.526495","DOIUrl":null,"url":null,"abstract":"A 28 volt solenoid driver has been realized in partially-depleted SOI CMOS technology. The design features an n-channel high voltage MOSFET with an extended drain and a polysilicon field plate, and an on-board flyback diode, each capable of sinking 0.5 A of current and dissipating about 1 W of DC power. Pulse-width modulation (PWM) control maintains low dynamic power dissipation in the drive FET, while the externally selectable \"pull-in and hold\" function, which reduces the maximum operating current, helps to minimize the overall chip power. Saturation detection, current sense, and overcurrent fault outputs are provided to assist the system designer. The device was fabricated on SIMOX wafers with 340 nm of Si film using our 1.25 /spl mu/m CMOS SOI process with single level Ti/W interconnects and CoSi/sub 2/ contacts. Our Ti/W metallization, capped with Si/sub 3/N/sub 4/ for corrosion protection, has been evaluated to have a lifetime of /spl sim/16.7 years for 300/spl deg/C operation at 10/sup 6/ A/cm/sup 2/ (a 10% resistance increase was the definition of failure). The output power transistor has been formed with our standard CMOS process. Its gate dimensions were L=2 /spl mu/m and W=48,000 /spl mu/m, with a drain extension of 2.8 /spl mu/m.","PeriodicalId":149490,"journal":{"name":"1995 IEEE International SOI Conference Proceedings","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1995-10-03","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":"{\"title\":\"Smart-power solenoid driver for 300/spl deg/C operation\",\"authors\":\"W. Maszara, D. Boyko, A. Caviglia, G. Goetz, J. B. Mckitterick, J. O'connor\",\"doi\":\"10.1109/SOI.1995.526495\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A 28 volt solenoid driver has been realized in partially-depleted SOI CMOS technology. The design features an n-channel high voltage MOSFET with an extended drain and a polysilicon field plate, and an on-board flyback diode, each capable of sinking 0.5 A of current and dissipating about 1 W of DC power. Pulse-width modulation (PWM) control maintains low dynamic power dissipation in the drive FET, while the externally selectable \\\"pull-in and hold\\\" function, which reduces the maximum operating current, helps to minimize the overall chip power. Saturation detection, current sense, and overcurrent fault outputs are provided to assist the system designer. The device was fabricated on SIMOX wafers with 340 nm of Si film using our 1.25 /spl mu/m CMOS SOI process with single level Ti/W interconnects and CoSi/sub 2/ contacts. Our Ti/W metallization, capped with Si/sub 3/N/sub 4/ for corrosion protection, has been evaluated to have a lifetime of /spl sim/16.7 years for 300/spl deg/C operation at 10/sup 6/ A/cm/sup 2/ (a 10% resistance increase was the definition of failure). The output power transistor has been formed with our standard CMOS process. Its gate dimensions were L=2 /spl mu/m and W=48,000 /spl mu/m, with a drain extension of 2.8 /spl mu/m.\",\"PeriodicalId\":149490,\"journal\":{\"name\":\"1995 IEEE International SOI Conference Proceedings\",\"volume\":\"1 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1995-10-03\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"3\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"1995 IEEE International SOI Conference Proceedings\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/SOI.1995.526495\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"1995 IEEE International SOI Conference Proceedings","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SOI.1995.526495","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 3

摘要

在部分耗尽的SOI CMOS技术中实现了28伏电磁驱动器。该设计采用n沟道高压MOSFET,具有扩展漏极和多晶硅场极板,以及板上反激二极管,每个二极管能够吸收0.5 a电流并消耗约1 W直流功率。脉宽调制(PWM)控制在驱动场效应管中保持低动态功耗,而外部可选择的“拉入并保持”功能降低了最大工作电流,有助于最小化整体芯片功率。提供饱和检测,电流检测和过流故障输出,以协助系统设计人员。该器件采用我们的1.25 /spl mu/m CMOS SOI工艺,采用单级Ti/W互连和CoSi/sub /触点,在SIMOX晶片上制作了340 nm Si薄膜。我们的Ti/W金属化,覆盖有Si/sub 3/N/sub 4/用于防腐,经评估,在300/spl度/C的条件下,在10/sup 6/ a /cm/sup 2/下工作的寿命为/spl sim/16.7年(电阻增加10%是失效的定义)。输出功率晶体管已形成我们的标准CMOS工艺。其栅极尺寸为L=2 /spl mu/m, W= 48000 /spl mu/m,排水扩展2.8 /spl mu/m。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Smart-power solenoid driver for 300/spl deg/C operation
A 28 volt solenoid driver has been realized in partially-depleted SOI CMOS technology. The design features an n-channel high voltage MOSFET with an extended drain and a polysilicon field plate, and an on-board flyback diode, each capable of sinking 0.5 A of current and dissipating about 1 W of DC power. Pulse-width modulation (PWM) control maintains low dynamic power dissipation in the drive FET, while the externally selectable "pull-in and hold" function, which reduces the maximum operating current, helps to minimize the overall chip power. Saturation detection, current sense, and overcurrent fault outputs are provided to assist the system designer. The device was fabricated on SIMOX wafers with 340 nm of Si film using our 1.25 /spl mu/m CMOS SOI process with single level Ti/W interconnects and CoSi/sub 2/ contacts. Our Ti/W metallization, capped with Si/sub 3/N/sub 4/ for corrosion protection, has been evaluated to have a lifetime of /spl sim/16.7 years for 300/spl deg/C operation at 10/sup 6/ A/cm/sup 2/ (a 10% resistance increase was the definition of failure). The output power transistor has been formed with our standard CMOS process. Its gate dimensions were L=2 /spl mu/m and W=48,000 /spl mu/m, with a drain extension of 2.8 /spl mu/m.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信