Proceedings of the IEEE 2012 Custom Integrated Circuits Conference最新文献_第2页

A 17pJ/bit 915MHz 8PSK/O-QPSK transmitter for high data rate biomedical applications 用于高数据速率生物医学应用的17pJ/bit 915MHz 8PSK/O-QPSK发射机

Proceedings of the IEEE 2012 Custom Integrated Circuits Conference Pub Date : 2012-10-15 DOI: 10.1109/CICC.2012.6330560

Mehran M. Izad, C. Heng

引用次数: 24

A 6b 1.6GS/s ADC with redundant cycle 1-tap embedded DFE in 90nm CMOS 在90nm CMOS中嵌入DFE的6b 1.6GS/s冗余周期1抽头ADC

Proceedings of the IEEE 2012 Custom Integrated Circuits Conference Pub Date : 2012-10-15 DOI: 10.1109/CICC.2012.6330582

E. Z. Tabasy, Ayman Shafik, S. Huang, N. Yang, S. Hoyos, S. Palermo

引用次数: 5

Behavioral modeling for RF and AMS 射频和AMS的行为建模

Proceedings of the IEEE 2012 Custom Integrated Circuits Conference Pub Date : 2012-10-15 DOI: 10.1109/CICC.2012.6330641

C. McAndrew, Brian Q. Chen

引用次数: 0

A unified model and direct extraction methodologies of various CPWs for CMOS mm-wave applications CMOS毫米波应用中各种cpw的统一模型和直接提取方法

Proceedings of the IEEE 2012 Custom Integrated Circuits Conference Pub Date : 2012-10-15 DOI: 10.1109/CICC.2012.6330676

Jun Luo, Lei Zhang, Yan Wang

引用次数: 4

A 14.5 fJ/cycle/k-gate, 0.33 V ECG processor in 45nm CMOS using statistical error compensation 14.5 fJ/cycle/k门，0.33 V的45nm CMOS心电处理器，采用统计误差补偿

Proceedings of the IEEE 2012 Custom Integrated Circuits Conference Pub Date : 2012-10-15 DOI: 10.1109/CICC.2012.6330670

R. Abdallah, Naresh R Shanbhag

引用次数: 14

A 10-bit 1-GS/s CMOS ADC with FOM = 70 fJ/conversion 一个10位1-GS/s CMOS ADC, FOM = 70 fJ/转换

Proceedings of the IEEE 2012 Custom Integrated Circuits Conference Pub Date : 2012-10-15 DOI: 10.1109/CICC.2012.6330607

S. Hashemi, B. Razavi

引用次数: 10

Compact and behavioral modeling of transistors from NVNA measurements: New flows and future trends NVNA测量晶体管的紧凑和行为建模:新趋势和未来趋势

Proceedings of the IEEE 2012 Custom Integrated Circuits Conference Pub Date : 2012-10-15 DOI: 10.1109/CICC.2012.6330642

D. Root, Jianjun Xu, F. Sischka, M. Marcu, J. Horn, R. M. Biernacki, M. Iwamoto

{"title":"Compact and behavioral modeling of transistors from NVNA measurements: New flows and future trends","authors":"D. Root, Jianjun Xu, F. Sischka, M. Marcu, J. Horn, R. M. Biernacki, M. Iwamoto","doi":"10.1109/CICC.2012.6330642","DOIUrl":"https://doi.org/10.1109/CICC.2012.6330642","url":null,"abstract":"This paper reviews three modern transistor modeling flows enabled by large-signal waveform and/or X-parameter1 measurements from a commercially available nonlinear vector network analyzer (NVNA) instrument. NVNA transistor characterization more safely exercises the device over a wider operating domain than is possible with conventional DC and linear S-parameter measurements, is more indicative of the device large-signal response in actual use conditions, provides data at much faster timescales than pulsed I-V methods, and provides large-signal model validation as a free additional benefit. In the first flow considered, NVNA waveform data is used as a target to extract and tune compact model parameter values and for model validation under large-signal conditions. In the second flow, NVNA waveform data is used to directly construct the multi-variate nonlinear current-source and charge-based nonlinear capacitor functions of an advanced electrothermal and trap-dependent compact model suitable for GaAs and GaN FETs, effectively bypassing the need for explicit model constitutive relation formulation. The final approach is based on the X-parameter measurement and behavioral modeling framework supported by the NVNA, producing nonlinear transistor models directly in the frequency domain. Recent advances in X-parameter methods for transistors, including simple scalability with geometry, show early potential for useful device models, under certain conditions, without the requirement of specifying an internal topology or equivalent circuit at all.","PeriodicalId":130434,"journal":{"name":"Proceedings of the IEEE 2012 Custom Integrated Circuits Conference","volume":"4 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2012-10-15","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"130519307","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 10

7.5Vmax arbitrary waveform generator with 65nm standard CMOS under 1.2V supply voltage 7.5Vmax任意波形发生器，采用65nm标准CMOS，电源电压为1.2V

Proceedings of the IEEE 2012 Custom Integrated Circuits Conference Pub Date : 2012-10-15 DOI: 10.1109/CICC.2012.6330703

T. Nakura, Y. Mita, T. Iizuka, K. Asada

引用次数: 2

A 12-bit 50-MS/s 3.3-mW SAR ADC with background digital calibration 一个12位50 ms /s 3.3 mw SAR ADC，带有背景数字校准

Proceedings of the IEEE 2012 Custom Integrated Circuits Conference Pub Date : 2012-10-15 DOI: 10.1109/CICC.2012.6330694

Wenbo Liu, P. Huang, Y. Chiu

引用次数: 53

A 0.5V, 11.3-μW, 1-kS/s resistive sensor interface circuit with correlated double sampling 0.5V, 11.3 μ w, 1-kS/s电阻传感器接口电路，相关双采样

Proceedings of the IEEE 2012 Custom Integrated Circuits Conference Pub Date : 2012-10-15 DOI: 10.1109/CICC.2012.6330702

Hyunsoo Ha, Yunjae Suh, Seon-Kyoo Lee, Hong-June Park, J. Sim

引用次数: 23