1987 IEEE International Solid-State Circuits Conference. Digest of Technical Papers最新文献_第3页

A microprocessor with 2Kbytes EEPROM for data security applications 具有2kb EEPROM的微处理器，用于数据安全应用

1987 IEEE International Solid-State Circuits Conference. Digest of Technical Papers Pub Date : 1900-01-01 DOI: 10.1109/ISSCC.1987.1157085

H. Nakamura, T. Sawase, T. Kihara, K. Matsubara

引用次数: 0

A CMOS associative memory chip based on neural networks 一种基于神经网络的CMOS联想存储芯片

1987 IEEE International Solid-State Circuits Conference. Digest of Technical Papers Pub Date : 1900-01-01 DOI: 10.1109/ISSCC.1987.1157193

H. Graf, P. de Vegvar

引用次数: 52

A 1Mb CMOS EPROM with a 13.5µm2cell 一个1Mb的CMOS EPROM, 13.5µm2cell

1987 IEEE International Solid-State Circuits Conference. Digest of Technical Papers Pub Date : 1900-01-01 DOI: 10.1109/ISSCC.1987.1157140

T. Coffman, D. Boyd, D. Dolby, M. Gill, S. Kady, R. Lahiry, Sun Lin, D. McEkroy, A. Mitchell, J. Paterson, J. Schreck, P. Shah, F. Takeda

引用次数: 2

A 25ns 1Mb CMOS SRAM 25ns 1Mb CMOS SRAM

1987 IEEE International Solid-State Circuits Conference. Digest of Technical Papers Pub Date : 1900-01-01 DOI: 10.1109/ISSCC.1987.1157219

Takayuki Ohtani, Kazuhiko Hashirnoto, M. Matsui, Jun-ichi Tsujimoto, H. Iwai, Mitsuchika Saitoh, H. Shibata, Hisayo Sasaki, Mitsuo Isobe, J. Matsunaga, Tetsuya lizuka

引用次数: 9

A character string search processor 一个字符串搜索处理器

1987 IEEE International Solid-State Circuits Conference. Digest of Technical Papers Pub Date : 1900-01-01 DOI: 10.1109/ISSCC.1987.1157142

H. Yamada, M. Hirata, H. Nagai, K. Takahashi

引用次数: 4

A 500V/µs 12b transimpedance amplifier 500V/µs 12b跨阻放大器

1987 IEEE International Solid-State Circuits Conference. Digest of Technical Papers Pub Date : 1900-01-01 DOI: 10.1109/ISSCC.1987.1157179

W. Palmer, B. Hilton

引用次数: 1

A 256-element associative parallel processor 256个单元的关联并行处理机

1987 IEEE International Solid-State Circuits Conference. Digest of Technical Papers Pub Date : 1900-01-01 DOI: 10.1109/ISSCC.1987.1157086

I. Jalowiechi, R. Lea

引用次数: 13

A 400MSPS 8b flash AD conversion LSI 一个400MSPS 8b闪存AD转换LSI

1987 IEEE International Solid-State Circuits Conference. Digest of Technical Papers Pub Date : 1900-01-01 DOI: 10.1109/ISSCC.1987.1157082

Y. Akazawa, A. Iwata, T. Wakimoto, T. Kamato, H. Nakamura, H. Ikawa

引用次数: 46

An experimental 35ns 1Mb biCMOS DRAM 实验性35ns 1Mb biCMOS DRAM

1987 IEEE International Solid-State Circuits Conference. Digest of Technical Papers Pub Date : 1900-01-01 DOI: 10.1109/ISSCC.1987.1157141

R. Hori, G. Kitsukawa, Y. Kawajiri, T. Watanabe, T. Kawahara, K. Itoh, Y. Kobayashi, M. Oohayashi, K. Asayama, T. Ikeda, H. Kawamoto

{"title":"An experimental 35ns 1Mb biCMOS DRAM","authors":"R. Hori, G. Kitsukawa, Y. Kawajiri, T. Watanabe, T. Kawahara, K. Itoh, Y. Kobayashi, M. Oohayashi, K. Asayama, T. Ikeda, H. Kawamoto","doi":"10.1109/ISSCC.1987.1157141","DOIUrl":"https://doi.org/10.1109/ISSCC.1987.1157141","url":null,"abstract":"AN EXPERIMENTAL I Rlb bipolar CMOS (Hi-BiCMOS) DRAM with a typical access time of 35ns and typical power dissipation of 450mW at a 60ns cycle time, will be reported. The key to achieving high-speed DRAMs is to introduce high performance bipolar transistors, while maintaining high soft-error immunity, low-power dissipation and low-peak current, even at cycle times shorter than 100ns. Four developments are proposed to meet these requirements: a Hi-BiCMOS DRAM device structure', a high-speed bipolar circuitry combined with a highspeed memory array configuration, a BiCMOS clock driver suitable for an owchip voltage limiter and a current mirror circuit combined with a voltage limiter. Figure 1 shows a Hi-BiCMOS DRAM device structure with twin wells formed in a 1.5pm epitaxial layer. This structure realizes a high fT because the bipolar transistors used have an optimum emitter width of 3 p . In addition, the elimination of the P t buried layer results in a low threshold voltage sensitivity to the substrate bias for NMOSTs in the peripheral circuitry. The'se characteristics are essential for high-speed operation. The bipolar transistor emitters are formed concurrently with the sources and drains of the NMOST. Thus, the fabrication process is almost fully compatible with the conventional CMOS DKARiI; only three additional masking steps are required. The planar cell is formed just above the P+ buried layer to provide high soft error immunity.","PeriodicalId":102932,"journal":{"name":"1987 IEEE International Solid-State Circuits Conference. Digest of Technical Papers","volume":"25 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1900-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"122648786","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 7

A GaAs 1K SRAM with 2ns cycle time 周期时间为2ns的GaAs 1K SRAM

1987 IEEE International Solid-State Circuits Conference. Digest of Technical Papers Pub Date : 1900-01-01 DOI: 10.1109/ISSCC.1987.1157128

B. Gabillard, C. Rocher, T. Ducourant, M. Prost

引用次数: 2