发布求助
文献互助 智能选刊 最新文献

2010 Silicon Nanoelectronics Workshop最新文献

筛选
英文 中文
Atomistic modeling of the thermoelectric power factor in ultra-scaled Silicon nanowires 超尺度硅纳米线热电功率因数的原子模型
2010 Silicon Nanoelectronics Workshop Pub Date : 2010-06-13 DOI: 10.1109/SNW.2010.5562583
A. Paul, Gerhard Klimeck
{"title":"Atomistic modeling of the thermoelectric power factor in ultra-scaled Silicon nanowires","authors":"A. Paul, Gerhard Klimeck","doi":"10.1109/SNW.2010.5562583","DOIUrl":"https://doi.org/10.1109/SNW.2010.5562583","url":null,"abstract":"Dimensional scaling provides an alternative route to improve the thermoelectric figure of merit (ZT) by the reduction of the lattice thermal conductivity(кl). However, this method is reaching the scaling limit. Further improvement in ZT can be achieved by improving the thermoelectric power-factor (S2G), the numerator of ZT. In this work we study this part of ZT using a combination of semi-empirical Tight-Binding method and Landauer approach. We study the effect of cross-sectional confinement, wire orientation and uniaxial strain on the power-factor (PF). It is found that any improvement in PF is only achieved for wires with cross-section size less than 6nm × 6nm.","PeriodicalId":6433,"journal":{"name":"2010 Silicon Nanoelectronics Workshop","volume":"2 1","pages":"1-2"},"PeriodicalIF":0.0,"publicationDate":"2010-06-13","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"84807381","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 1
Non-silicon logic elements on silicon for extreme voltage scaling 非硅逻辑元件在硅上的极端电压缩放
2010 Silicon Nanoelectronics Workshop Pub Date : 2010-06-13 DOI: 10.1109/SNW.2010.5562592
S. Datta, A. Ali, S. Mookerjea, V. Saripalli, L. Liu, S. Eachempati, T. Mayer, V. Narayanan
{"title":"Non-silicon logic elements on silicon for extreme voltage scaling","authors":"S. Datta, A. Ali, S. Mookerjea, V. Saripalli, L. Liu, S. Eachempati, T. Mayer, V. Narayanan","doi":"10.1109/SNW.2010.5562592","DOIUrl":"https://doi.org/10.1109/SNW.2010.5562592","url":null,"abstract":"Continued miniaturization of transistors has resulted in unprecedented increase in device count leading to high compute capability albeit with increase in energy consumption. Here, we present our research on advanced non silicon electronic material systems and novel device architectures — quantum-well FETs, inter-band tunnel FETs and tunnel-coupled nanodot devices - for heterogeneous integration on Si substrate. The goal is to demonstrate a compelling information processing platform that allows very aggressive scaling of supply voltage, thereby reducing energy consumption in future computing systems.","PeriodicalId":6433,"journal":{"name":"2010 Silicon Nanoelectronics Workshop","volume":"22 1","pages":"1-2"},"PeriodicalIF":0.0,"publicationDate":"2010-06-13","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"88141483","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 1
Operation-oriented solution to boost key performance of RRAM 面向操作的RRAM关键性能提升方案
2010 Silicon Nanoelectronics Workshop Pub Date : 2010-06-13 DOI: 10.1109/SNW.2010.5562578
B. Chen, B. Gao, S. W. Sheng, L.F. Liu, X.Y. Liu, Y.S. Chen, Y. Wang, J. Kang, B. Yu
{"title":"Operation-oriented solution to boost key performance of RRAM","authors":"B. Chen, B. Gao, S. W. Sheng, L.F. Liu, X.Y. Liu, Y.S. Chen, Y. Wang, J. Kang, B. Yu","doi":"10.1109/SNW.2010.5562578","DOIUrl":"https://doi.org/10.1109/SNW.2010.5562578","url":null,"abstract":"Based on the new finding on switching behavior, for the first time a new memory operation principle is proposed to control the switching and to achieve improved performance of oxide-based RRAM including device-to-device and cycle-to-cycle uniformity, RESET current, and window of RHRS/RLRS ratio. Furthermore, a numerical simulation method is developed to evaluate the validity of the new operation principle in scaled RRAM devices.","PeriodicalId":6433,"journal":{"name":"2010 Silicon Nanoelectronics Workshop","volume":"1 1","pages":"1-2"},"PeriodicalIF":0.0,"publicationDate":"2010-06-13","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"82398326","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
Influence of interface traps on high-mobility channel performance 界面陷阱对高迁移率信道性能的影响
2010 Silicon Nanoelectronics Workshop Pub Date : 2010-06-13 DOI: 10.1109/SNW.2010.5562597
G. Hellings, G. Eneman, G. Brammertz, K. Martens, J. Mitard, Wei-E. Wang, T. Hoffmann, M. Meuris, K. De Meyer
{"title":"Influence of interface traps on high-mobility channel performance","authors":"G. Hellings, G. Eneman, G. Brammertz, K. Martens, J. Mitard, Wei-E. Wang, T. Hoffmann, M. Meuris, K. De Meyer","doi":"10.1109/SNW.2010.5562597","DOIUrl":"https://doi.org/10.1109/SNW.2010.5562597","url":null,"abstract":"A technique is presented and verified to predict the electrostatic degradation of MOSFET performance, due to interface traps and their energy distribution. It provides an estimate of the technology's sub-threshold slope degradation based on an extracted interface traps spectrum, without the need for transistor fabrication.","PeriodicalId":6433,"journal":{"name":"2010 Silicon Nanoelectronics Workshop","volume":"19 1","pages":"1-2"},"PeriodicalIF":0.0,"publicationDate":"2010-06-13","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"72971211","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
3-D stacked active layers and vertical gate NAND flash string with single-crystal Si channel by adopting Si/SiGe selective etch process 采用Si/SiGe选择性蚀刻工艺制备单晶Si通道的三维堆叠有源层和垂直栅NAND闪存串
2010 Silicon Nanoelectronics Workshop Pub Date : 2010-06-13 DOI: 10.1109/SNW.2010.5562551
Ju-Wan Lee, M. Jeong, H. Kwon, Byung-Gook Park, Hyungcheol Shin, Jong-Ho Lee
{"title":"3-D stacked active layers and vertical gate NAND flash string with single-crystal Si channel by adopting Si/SiGe selective etch process","authors":"Ju-Wan Lee, M. Jeong, H. Kwon, Byung-Gook Park, Hyungcheol Shin, Jong-Ho Lee","doi":"10.1109/SNW.2010.5562551","DOIUrl":"https://doi.org/10.1109/SNW.2010.5562551","url":null,"abstract":"We have proposed new 3-D stacked NAND flash memory structure and investigated key characteristics in various S/D doping concentration, body doping types, body doping concentrations, and stored charge. Thanks to crystalline Si channel, we obtained higher current than that in poly-Si channel. We have shown the interference between adjacent BLs can be removed by using common S-B contact.","PeriodicalId":6433,"journal":{"name":"2010 Silicon Nanoelectronics Workshop","volume":"486 1","pages":"1-2"},"PeriodicalIF":0.0,"publicationDate":"2010-06-13","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"87090615","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 2
Modeling self-heating effects in 10nm channel length nanowire transistors 10nm通道长度纳米线晶体管的自热效应建模
2010 Silicon Nanoelectronics Workshop Pub Date : 2010-06-13 DOI: 10.1109/SNW.2010.5562566
A. Hossain, D. Vasileska, S. Goodnick, K. Raleva
{"title":"Modeling self-heating effects in 10nm channel length nanowire transistors","authors":"A. Hossain, D. Vasileska, S. Goodnick, K. Raleva","doi":"10.1109/SNW.2010.5562566","DOIUrl":"https://doi.org/10.1109/SNW.2010.5562566","url":null,"abstract":"Modern technology has enabled the fabrication of materials with characteristic dimensions of a few nanometers. Examples are superlattices, nanowires and quantum dots. Thermal transport in these low-dimensional nanostructures is important for next-generation microelectronic cooling techniques, novel solid-state energy conversion devices, and micro-nanoscale sensors. Thermal transport caused by lattice vibrations or phonons in nanostructures is very complicated due to the comparable phonon mean-free path, phonon wavelength, and the characteristic size of the nanostructures.","PeriodicalId":6433,"journal":{"name":"2010 Silicon Nanoelectronics Workshop","volume":"19 1","pages":"1-2"},"PeriodicalIF":0.0,"publicationDate":"2010-06-13","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"87854283","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
Scattering in Si-nanowires — Where does it matter? 硅纳米线中的散射——有什么关系?
2010 Silicon Nanoelectronics Workshop Pub Date : 2010-06-01 DOI: 10.1109/SNW.2010.5562586
Gerhard Klimeck, Mathieu Luiser
{"title":"Scattering in Si-nanowires — Where does it matter?","authors":"Gerhard Klimeck, Mathieu Luiser","doi":"10.1109/SNW.2010.5562586","DOIUrl":"https://doi.org/10.1109/SNW.2010.5562586","url":null,"abstract":"Electron transport is computed in 3nm Si nanowires subject to incoherent scattering from phonons. The electronic structure of the nanowire is represented in an atomistic sp3d5s* tight binding basis. Phonon modes are computed in an atomistic valence force field rather than a continuum deformation potential. Atomistic transport and incoherent scattering are coupled through the non-equilibrium Green function formalism (NEGF) in our new OMEN simulator. Energy loss due to phonon emission is shown to lead to a resistive potential drop in the emitter of the nanowire. Phonon absorption is shown to increase the current in a band-to-band-tunneling configuration.","PeriodicalId":6433,"journal":{"name":"2010 Silicon Nanoelectronics Workshop","volume":"6 1","pages":"1-2"},"PeriodicalIF":0.0,"publicationDate":"2010-06-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"87822781","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
首页 上一页
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整，为了账户安全，请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
请完成安全验证×
相关产品
×
本文献相关产品
联系我们：info@booksci.cn Book学术提供免费学术资源搜索服务，方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号：481959085
Book学术官方微信