采用Si/SiGe选择性蚀刻工艺制备单晶Si通道的三维堆叠有源层和垂直栅NAND闪存串

2010 Silicon Nanoelectronics Workshop Pub Date : 2010-06-13 DOI:10.1109/SNW.2010.5562551

Ju-Wan Lee, M. Jeong, H. Kwon, Byung-Gook Park, Hyungcheol Shin, Jong-Ho Lee

{"title":"采用Si/SiGe选择性蚀刻工艺制备单晶Si通道的三维堆叠有源层和垂直栅NAND闪存串","authors":"Ju-Wan Lee, M. Jeong, H. Kwon, Byung-Gook Park, Hyungcheol Shin, Jong-Ho Lee","doi":"10.1109/SNW.2010.5562551","DOIUrl":null,"url":null,"abstract":"We have proposed new 3-D stacked NAND flash memory structure and investigated key characteristics in various S/D doping concentration, body doping types, body doping concentrations, and stored charge. Thanks to crystalline Si channel, we obtained higher current than that in poly-Si channel. We have shown the interference between adjacent BLs can be removed by using common S-B contact.","PeriodicalId":6433,"journal":{"name":"2010 Silicon Nanoelectronics Workshop","volume":"486 1","pages":"1-2"},"PeriodicalIF":0.0000,"publicationDate":"2010-06-13","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"3-D stacked active layers and vertical gate NAND flash string with single-crystal Si channel by adopting Si/SiGe selective etch process\",\"authors\":\"Ju-Wan Lee, M. Jeong, H. Kwon, Byung-Gook Park, Hyungcheol Shin, Jong-Ho Lee\",\"doi\":\"10.1109/SNW.2010.5562551\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"We have proposed new 3-D stacked NAND flash memory structure and investigated key characteristics in various S/D doping concentration, body doping types, body doping concentrations, and stored charge. Thanks to crystalline Si channel, we obtained higher current than that in poly-Si channel. We have shown the interference between adjacent BLs can be removed by using common S-B contact.\",\"PeriodicalId\":6433,\"journal\":{\"name\":\"2010 Silicon Nanoelectronics Workshop\",\"volume\":\"486 1\",\"pages\":\"1-2\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2010-06-13\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2010 Silicon Nanoelectronics Workshop\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/SNW.2010.5562551\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2010 Silicon Nanoelectronics Workshop","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SNW.2010.5562551","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 2

摘要

我们提出了新的3d堆叠NAND闪存结构，并研究了不同S/D掺杂浓度、体掺杂类型、体掺杂浓度和存储电荷的关键特性。由于采用了晶体硅通道，我们获得了比多晶硅通道更高的电流。我们已经证明，相邻BLs之间的干扰可以通过使用公共S-B接触来消除。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

3-D stacked active layers and vertical gate NAND flash string with single-crystal Si channel by adopting Si/SiGe selective etch process

We have proposed new 3-D stacked NAND flash memory structure and investigated key characteristics in various S/D doping concentration, body doping types, body doping concentrations, and stored charge. Thanks to crystalline Si channel, we obtained higher current than that in poly-Si channel. We have shown the interference between adjacent BLs can be removed by using common S-B contact.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

2010 Silicon Nanoelectronics Workshop

自引率

0.00%

发文量