Proceedings. IEEE International Verilog HDL Conference最新文献

On the use of Verilog HDL in the conversion of existing hardware designs to newer technology 关于使用Verilog HDL将现有硬件设计转换为更新的技术

Proceedings. IEEE International Verilog HDL Conference Pub Date : 1996-03-26 DOI: 10.1109/IVC.1996.496016

D. Crate

引用次数: 4

LEAH: an introduction to behavioral abstraction and co-simulation using Perl and Verilog LEAH:使用Perl和Verilog进行行为抽象和协同模拟的介绍

Proceedings. IEEE International Verilog HDL Conference Pub Date : 1996-03-26 DOI: 10.1109/IVC.1996.496022

B. Gelinas, K. Dorman, E. Mednick

引用次数: 0

Vstyle: a coding style analyzer for synthesizable Verilog 一个编码风格分析器，用于合成Verilog

Proceedings. IEEE International Verilog HDL Conference Pub Date : 1996-03-26 DOI: 10.1109/IVC.1996.496018

B. Gelinas

引用次数: 0

A sockets-based implementation of hardware and software co-design 一种基于套接字的硬件和软件协同设计实现

Proceedings. IEEE International Verilog HDL Conference Pub Date : 1996-03-26 DOI: 10.1109/IVC.1996.496021

A. Herbert

引用次数: 1

Towards a formal model of hardware synthesized from Verilog 从Verilog合成的正式硬件模型

Proceedings. IEEE International Verilog HDL Conference Pub Date : 1996-03-26 DOI: 10.1109/IVC.1996.496019

M. Arnold, A. Wallace, J. Cupal, J. Cowles, F. Engineer

引用次数: 0

Hierarchical test coverage 分层测试覆盖率

Proceedings. IEEE International Verilog HDL Conference Pub Date : 1996-03-26 DOI: 10.1109/IVC.1996.496025

A. Herbert

引用次数: 0

The Verilog Procedural Interface for the Verilog Hardware Description Language Verilog硬件描述语言的Verilog过程接口

Proceedings. IEEE International Verilog HDL Conference Pub Date : 1996-03-26 DOI: 10.1109/IVC.1996.496013

C. Dawson, S.K. Pattanam, D. Roberts

{"title":"The Verilog Procedural Interface for the Verilog Hardware Description Language","authors":"C. Dawson, S.K. Pattanam, D. Roberts","doi":"10.1109/IVC.1996.496013","DOIUrl":"https://doi.org/10.1109/IVC.1996.496013","url":null,"abstract":"The Verilog Procedural Interface is a new C programming interface for the Verilog Hardware Description Language. Different Verilog HDL based tools such as simulators, synthesizers, timing analyzers, and parsers could support this interface for applications which extend the tool's functionality. VPI is part of the IEEE 1364 Programming Language Interface standard. VPI is considered to be the third generation procedural interface to Verilog HDL. The first two generations evolved in conjunction with Verilog-XL and the Verilog HDL. This process resulted in interfaces which lacked consistency and functionality for applications. VPI provides a consistent object-oriented access to the complete Verilog HDL language as described in the IEEE 2364 Language Reference Manual. VPI also provides a well defined interface for supporting Verilog-HDL based simulation. It is believed that this interface can be easily extended to meet future needs. A major portion of the VPI functionality is available in the Verilog-XL 2.2 simulator released in 9502. The complete VPI functionality will be available in the Verilog-XL 2.3 simulator to be released in 9504. The paper briefly discusses the evolution of the Verilog HDL programming language interfaces features of the VPI interface, and a set of possible powerful applications.","PeriodicalId":330849,"journal":{"name":"Proceedings. IEEE International Verilog HDL Conference","volume":"83 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1996-03-26","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"128432443","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 26

INCA: a next-generation architecture for simulation INCA:用于模拟的下一代架构

Proceedings. IEEE International Verilog HDL Conference Pub Date : 1996-03-26 DOI: 10.1109/IVC.1996.496012

J. Lawrence, C. Ussery

引用次数: 4

Addressing the systems-in-silicon verification challenge: a new approach to logic verification 解决硅中系统验证挑战:一种新的逻辑验证方法

Proceedings. IEEE International Verilog HDL Conference Pub Date : 1996-03-26 DOI: 10.1109/IVC.1996.496024

S. Caplow, Mike Sottak, D. Kelf

引用次数: 2

Faster Verilog simulations using a cycle based programming methodology 更快的Verilog模拟使用基于循环的编程方法

Proceedings. IEEE International Verilog HDL Conference Pub Date : 1996-03-26 DOI: 10.1109/IVC.1996.496014

M. Becker

引用次数: 6