LEAH:使用Perl和Verilog进行行为抽象和协同模拟的介绍

B. Gelinas, K. Dorman, E. Mednick
{"title":"LEAH:使用Perl和Verilog进行行为抽象和协同模拟的介绍","authors":"B. Gelinas, K. Dorman, E. Mednick","doi":"10.1109/IVC.1996.496022","DOIUrl":null,"url":null,"abstract":"The paper introduces LEAH, (L2 Emulation Apparatus at a High level), which is a Perl based abstraction of multiprocessor Intel Pentium Pro Processor systems, including processors, memory and I/O subsystems. LEAH is connected to a Verilog simulation through a Unix socket and PLI. Using Perl as its programming base, LEAH abstracts behavior at a high level. Multiple scripts based on the rich facilities of Perl are executed by abstract processors in a multitasking environment. Internal events, such as a cache miss, trigger the use of the Unix socket interface to a Pentium Pro bus interface in the Verilog simulator.","PeriodicalId":330849,"journal":{"name":"Proceedings. IEEE International Verilog HDL Conference","volume":"218 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1996-03-26","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"LEAH: an introduction to behavioral abstraction and co-simulation using Perl and Verilog\",\"authors\":\"B. Gelinas, K. Dorman, E. Mednick\",\"doi\":\"10.1109/IVC.1996.496022\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The paper introduces LEAH, (L2 Emulation Apparatus at a High level), which is a Perl based abstraction of multiprocessor Intel Pentium Pro Processor systems, including processors, memory and I/O subsystems. LEAH is connected to a Verilog simulation through a Unix socket and PLI. Using Perl as its programming base, LEAH abstracts behavior at a high level. Multiple scripts based on the rich facilities of Perl are executed by abstract processors in a multitasking environment. Internal events, such as a cache miss, trigger the use of the Unix socket interface to a Pentium Pro bus interface in the Verilog simulator.\",\"PeriodicalId\":330849,\"journal\":{\"name\":\"Proceedings. IEEE International Verilog HDL Conference\",\"volume\":\"218 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1996-03-26\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings. IEEE International Verilog HDL Conference\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/IVC.1996.496022\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings. IEEE International Verilog HDL Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IVC.1996.496022","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

LEAH (L2 Emulation Apparatus at a High level)是基于Perl的多处理器Intel Pentium Pro处理器系统的抽象,包括处理器、内存和I/O子系统。LEAH通过Unix套接字和PLI连接到Verilog仿真。LEAH使用Perl作为其编程基础,在高层对行为进行抽象。基于Perl丰富功能的多个脚本在多任务环境中由抽象处理器执行。内部事件,如缓存丢失,触发使用Unix套接字接口到Verilog模拟器中的Pentium Pro总线接口。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
LEAH: an introduction to behavioral abstraction and co-simulation using Perl and Verilog
The paper introduces LEAH, (L2 Emulation Apparatus at a High level), which is a Perl based abstraction of multiprocessor Intel Pentium Pro Processor systems, including processors, memory and I/O subsystems. LEAH is connected to a Verilog simulation through a Unix socket and PLI. Using Perl as its programming base, LEAH abstracts behavior at a high level. Multiple scripts based on the rich facilities of Perl are executed by abstract processors in a multitasking environment. Internal events, such as a cache miss, trigger the use of the Unix socket interface to a Pentium Pro bus interface in the Verilog simulator.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信