发布求助
文献互助 智能选刊 最新文献

2018 40th Electrical Overstress/Electrostatic Discharge Symposium (EOS/ESD)最新文献

筛选
英文 中文
Analysis of forward recovery in GGNMOS devices under fast transients 快瞬态下GGNMOS器件正向恢复分析
2018 40th Electrical Overstress/Electrostatic Discharge Symposium (EOS/ESD) Pub Date : 2018-09-01 DOI: 10.23919/EOS/ESD.2018.8509788
G. Cretu, F. Magrini, Friedrich zur Nieden, K. Esmark, S. Decker
{"title":"Analysis of forward recovery in GGNMOS devices under fast transients","authors":"G. Cretu, F. Magrini, Friedrich zur Nieden, K. Esmark, S. Decker","doi":"10.23919/EOS/ESD.2018.8509788","DOIUrl":"https://doi.org/10.23919/EOS/ESD.2018.8509788","url":null,"abstract":"A GGNMOS device is presented as a vehicle to compare different methods of analyzing the device behavior under fast transient events (CDM, CCTLP, vf-TLP, TCAD mixed mode simulations). The slope developed as a key parameter for the failure mode. The necessity along with the advantages and disadvantages of these methods are discussed.","PeriodicalId":328499,"journal":{"name":"2018 40th Electrical Overstress/Electrostatic Discharge Symposium (EOS/ESD)","volume":"55 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2018-09-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"122132555","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 1
Latch-up Model of Non-collinear PNPN Structures 非共线PNPN结构的锁存模型
2018 40th Electrical Overstress/Electrostatic Discharge Symposium (EOS/ESD) Pub Date : 2018-09-01 DOI: 10.23919/EOS/ESD.2018.8509739
Collin Reiman, N. Jack, E. Rosenbaum
{"title":"Latch-up Model of Non-collinear PNPN Structures","authors":"Collin Reiman, N. Jack, E. Rosenbaum","doi":"10.23919/EOS/ESD.2018.8509739","DOIUrl":"https://doi.org/10.23919/EOS/ESD.2018.8509739","url":null,"abstract":"A scalable I-V model for latch-up in non-collinear PNPN devices is adapted from a previous model for collinear SCR devices. The model is applied to 14-nm FinFET test structures. Layout scaling trends for key latch-up metrics, such as holding and trigger voltage, are captured by the model in circuit simulation. TCAD simulation is used to gain physical insight into the behavior of non-collinear PNPN devices.","PeriodicalId":328499,"journal":{"name":"2018 40th Electrical Overstress/Electrostatic Discharge Symposium (EOS/ESD)","volume":"61 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2018-09-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"123009374","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 2
Undesired Effects of CDM Stressing Non-Connected Pins CDM应力非连接销的不良影响
2018 40th Electrical Overstress/Electrostatic Discharge Symposium (EOS/ESD) Pub Date : 2018-09-01 DOI: 10.23919/EOS/ESD.2018.8509750
T. Smedes, Greg O’Sullivan, R. Derikx, Artemio García, Bob Knoppers
{"title":"Undesired Effects of CDM Stressing Non-Connected Pins","authors":"T. Smedes, Greg O’Sullivan, R. Derikx, Artemio García, Bob Knoppers","doi":"10.23919/EOS/ESD.2018.8509750","DOIUrl":"https://doi.org/10.23919/EOS/ESD.2018.8509750","url":null,"abstract":"We show that CDM testing of non-connected pins can result in over-stress or under-stress on the subsequently connected pin tested, and thus can lead to incorrect qualification. Mitigation options are discussed. We show that in particular cases CDM stressing non-connected pins may identify unique fail modes.","PeriodicalId":328499,"journal":{"name":"2018 40th Electrical Overstress/Electrostatic Discharge Symposium (EOS/ESD)","volume":"104 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2018-09-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"122539833","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 1
The David F. Barber Sr. Memorial Award: Theo Smedes
2018 40th Electrical Overstress/Electrostatic Discharge Symposium (EOS/ESD) Pub Date : 2018-09-01 DOI: 10.23919/eos/esd.2018.8509769
{"title":"The David F. Barber Sr. Memorial Award: Theo Smedes","authors":"","doi":"10.23919/eos/esd.2018.8509769","DOIUrl":"https://doi.org/10.23919/eos/esd.2018.8509769","url":null,"abstract":"","PeriodicalId":328499,"journal":{"name":"2018 40th Electrical Overstress/Electrostatic Discharge Symposium (EOS/ESD)","volume":"50 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2018-09-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"126915519","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
An Application of System Level Efficient ESD Design for HighSpeed USB3.x Interface 系统级高效ESD设计在高速USB3中的应用x接口
2018 40th Electrical Overstress/Electrostatic Discharge Symposium (EOS/ESD) Pub Date : 2018-09-01 DOI: 10.23919/EOS/ESD.2018.8509765
Pengyu Wei, Giorgi Maghlakelidze, Jianchi Zhou, H. Gossner, D. Pommerenke
{"title":"An Application of System Level Efficient ESD Design for HighSpeed USB3.x Interface","authors":"Pengyu Wei, Giorgi Maghlakelidze, Jianchi Zhou, H. Gossner, D. Pommerenke","doi":"10.23919/EOS/ESD.2018.8509765","DOIUrl":"https://doi.org/10.23919/EOS/ESD.2018.8509765","url":null,"abstract":"A high-speed USB3.x IO is analyzed using the System level efficient ESD design methodology [1] using on-board current and voltage measurements for the TX and RX pins. The interactions between external ESD protection device and the on-chip ESD protection circuit is investigated in measurement and simulation.","PeriodicalId":328499,"journal":{"name":"2018 40th Electrical Overstress/Electrostatic Discharge Symposium (EOS/ESD)","volume":"54 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2018-09-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"114076621","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 10
Modeling dynamic overshoot in ESD protections ESD保护动态超调建模
2018 40th Electrical Overstress/Electrostatic Discharge Symposium (EOS/ESD) Pub Date : 2018-09-01 DOI: 10.23919/EOS/ESD.2018.8509781
G. Notermans, Hans-Martin Ritter, S. Holland, D. Pogany
{"title":"Modeling dynamic overshoot in ESD protections","authors":"G. Notermans, Hans-Martin Ritter, S. Holland, D. Pogany","doi":"10.23919/EOS/ESD.2018.8509781","DOIUrl":"https://doi.org/10.23919/EOS/ESD.2018.8509781","url":null,"abstract":"The dynamic voltage overshoot of an ESD protection during triggering is determined by conductivity modulation in the silicon and inductive overshoot in the metal traces. The paper describes how to separate the two contributions and how to model these phenomena. It shows how to use this result to boost system protection for a typical USB3 interface beyond 15kV.","PeriodicalId":328499,"journal":{"name":"2018 40th Electrical Overstress/Electrostatic Discharge Symposium (EOS/ESD)","volume":"25 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2018-09-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"128493589","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 9
EOS/ESD 2018 Awards Page EOS/ESD 2018奖励页面
2018 40th Electrical Overstress/Electrostatic Discharge Symposium (EOS/ESD) Pub Date : 2018-09-01 DOI: 10.23919/eos/esd.2018.8509790
{"title":"EOS/ESD 2018 Awards Page","authors":"","doi":"10.23919/eos/esd.2018.8509790","DOIUrl":"https://doi.org/10.23919/eos/esd.2018.8509790","url":null,"abstract":"","PeriodicalId":328499,"journal":{"name":"2018 40th Electrical Overstress/Electrostatic Discharge Symposium (EOS/ESD)","volume":"1 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2018-09-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"130840352","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
Substrate Isolation Options Effect on HV Latch-up 基板隔离选项对高压闭锁的影响
2018 40th Electrical Overstress/Electrostatic Discharge Symposium (EOS/ESD) Pub Date : 2018-09-01 DOI: 10.23919/EOS/ESD.2018.8509741
D. Marreiro, V. Vashchenko
{"title":"Substrate Isolation Options Effect on HV Latch-up","authors":"D. Marreiro, V. Vashchenko","doi":"10.23919/EOS/ESD.2018.8509741","DOIUrl":"https://doi.org/10.23919/EOS/ESD.2018.8509741","url":null,"abstract":"The novel wafer-level test method is used to study HV latch-up specifics through comparisons between two most common power analog processes - Extended CMOS and BCD. The dependence of the critical injector-victim voltage upon the injector-victim spacing is analyzed toward practically useful high-and low-side injection HV latch-up regularities.","PeriodicalId":328499,"journal":{"name":"2018 40th Electrical Overstress/Electrostatic Discharge Symposium (EOS/ESD)","volume":"91 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2018-09-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"123963792","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 7
Modeling the Transient Behavior of MOS-Transistors during ESD and Disturbance Pulses in a System with a Generic Black Box Approach 用通用黑盒法模拟系统中mos晶体管在ESD和干扰脉冲下的瞬态行为
2018 40th Electrical Overstress/Electrostatic Discharge Symposium (EOS/ESD) Pub Date : 2018-09-01 DOI: 10.23919/EOS/ESD.2018.8509756
Michael Ammer, A. Rupp, Yiqun Cao, C. Russ, Martin Sauter, L. Maurer
{"title":"Modeling the Transient Behavior of MOS-Transistors during ESD and Disturbance Pulses in a System with a Generic Black Box Approach","authors":"Michael Ammer, A. Rupp, Yiqun Cao, C. Russ, Martin Sauter, L. Maurer","doi":"10.23919/EOS/ESD.2018.8509756","DOIUrl":"https://doi.org/10.23919/EOS/ESD.2018.8509756","url":null,"abstract":"On-chip ESD protection in smart power technologies is often done with MOSFETs, either self-protecting or as dedicated ESD-protection. Turned on by intrinsic gate-drain capacitive coupling they conduct dynamically channel current as well as additional avalanche current depending on MOSFET type. A generic approach to model this transient behavior for system ESD and disturbance pulse simulation is presented.","PeriodicalId":328499,"journal":{"name":"2018 40th Electrical Overstress/Electrostatic Discharge Symposium (EOS/ESD)","volume":"67 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2018-09-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"124220506","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 2
EOS/ESD 2018 Future Events Page EOS/ESD 2018未来活动页面
2018 40th Electrical Overstress/Electrostatic Discharge Symposium (EOS/ESD) Pub Date : 2018-09-01 DOI: 10.23919/eos/esd.2018.8509753
{"title":"EOS/ESD 2018 Future Events Page","authors":"","doi":"10.23919/eos/esd.2018.8509753","DOIUrl":"https://doi.org/10.23919/eos/esd.2018.8509753","url":null,"abstract":"","PeriodicalId":328499,"journal":{"name":"2018 40th Electrical Overstress/Electrostatic Discharge Symposium (EOS/ESD)","volume":"12 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2018-09-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"130431688","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
首页 上一页 下一页 尾页
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整，为了账户安全，请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
请完成安全验证×
相关产品
×
本文献相关产品
联系我们：info@booksci.cn Book学术提供免费学术资源搜索服务，方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号：481959085
Book学术官方微信