Michael Ammer, A. Rupp, Yiqun Cao, C. Russ, Martin Sauter, L. Maurer
{"title":"用通用黑盒法模拟系统中mos晶体管在ESD和干扰脉冲下的瞬态行为","authors":"Michael Ammer, A. Rupp, Yiqun Cao, C. Russ, Martin Sauter, L. Maurer","doi":"10.23919/EOS/ESD.2018.8509756","DOIUrl":null,"url":null,"abstract":"On-chip ESD protection in smart power technologies is often done with MOSFETs, either self-protecting or as dedicated ESD-protection. Turned on by intrinsic gate-drain capacitive coupling they conduct dynamically channel current as well as additional avalanche current depending on MOSFET type. A generic approach to model this transient behavior for system ESD and disturbance pulse simulation is presented.","PeriodicalId":328499,"journal":{"name":"2018 40th Electrical Overstress/Electrostatic Discharge Symposium (EOS/ESD)","volume":"67 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2018-09-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"Modeling the Transient Behavior of MOS-Transistors during ESD and Disturbance Pulses in a System with a Generic Black Box Approach\",\"authors\":\"Michael Ammer, A. Rupp, Yiqun Cao, C. Russ, Martin Sauter, L. Maurer\",\"doi\":\"10.23919/EOS/ESD.2018.8509756\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"On-chip ESD protection in smart power technologies is often done with MOSFETs, either self-protecting or as dedicated ESD-protection. Turned on by intrinsic gate-drain capacitive coupling they conduct dynamically channel current as well as additional avalanche current depending on MOSFET type. A generic approach to model this transient behavior for system ESD and disturbance pulse simulation is presented.\",\"PeriodicalId\":328499,\"journal\":{\"name\":\"2018 40th Electrical Overstress/Electrostatic Discharge Symposium (EOS/ESD)\",\"volume\":\"67 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2018-09-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2018 40th Electrical Overstress/Electrostatic Discharge Symposium (EOS/ESD)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.23919/EOS/ESD.2018.8509756\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2018 40th Electrical Overstress/Electrostatic Discharge Symposium (EOS/ESD)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.23919/EOS/ESD.2018.8509756","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Modeling the Transient Behavior of MOS-Transistors during ESD and Disturbance Pulses in a System with a Generic Black Box Approach
On-chip ESD protection in smart power technologies is often done with MOSFETs, either self-protecting or as dedicated ESD-protection. Turned on by intrinsic gate-drain capacitive coupling they conduct dynamically channel current as well as additional avalanche current depending on MOSFET type. A generic approach to model this transient behavior for system ESD and disturbance pulse simulation is presented.
求助内容：
应助结果提醒方式：
京公网安备 11010802042870号
