2009 NORCHIP最新文献_第2页

Simulation-based verification of power aware System-on-Chip designs using UPF IEEE 1801 基于UPF IEEE 1801的功耗感知片上系统设计的仿真验证

2009 NORCHIP Pub Date : 2009-11-01 DOI: 10.1109/NORCHP.2009.5397836

C. Trummer, C. M. Kirchsteiger, C. Steger, R. Weiss, D. Dalton, M. Pistauer

引用次数: 16

A 1–5 GHz UWB low noise amplifier in 0.18 µm CMOS 1 - 5ghz超宽带低噪声放大器，0.18µm CMOS

2009 NORCHIP Pub Date : 2009-11-01 DOI: 10.1109/NORCHP.2009.5397799

M. Shen, T. Tong, J. Mikkelsen, O. K. Jensen, T. Larsen

引用次数: 3

Efficient network interface architecture for network-on-chips 片上网络的高效网络接口架构

2009 NORCHIP Pub Date : 2009-11-01 DOI: 10.1109/NORCHP.2009.5397837

M. Ebrahimi, M. Daneshtalab, N. P. Sreejesh, P. Liljeberg, H. Tenhunen

引用次数: 15

Low-power, enhanced-gain adaptive-biasing-based Operational Transconductance Amplifiers 低功耗、增益增强自适应偏置型运算跨导放大器

2009 NORCHIP Pub Date : 2009-11-01 DOI: 10.1109/NORCHP.2009.5397853

T. Cao, D. Wisland, T. Lande, F. Moradi

引用次数: 16

A simplified router architecture for the modified Fat Tree Network-on-Chip topology 一种简化的路由器架构，用于改进的胖树片上网络拓扑结构

2009 NORCHIP Pub Date : 2009-11-01 DOI: 10.1109/NORCHP.2009.5397806

A. Bouhraoua, O. Diraneyya, M. Elrabaa

引用次数: 8

CBSC pipelined ADC with comparator preset, and comparator delay compensation 具有比较器预置和比较器延迟补偿的CBSC流水线ADC

2009 NORCHIP Pub Date : 2009-11-01 DOI: 10.1109/NORCHP.2009.5397846

C. Wulff, T. Ytterdal

引用次数: 10

Message routing in 3D networks-on-chip 三维片上网络中的消息路由

2009 NORCHIP Pub Date : 2009-11-01 DOI: 10.1109/NORCHP.2009.5397855

C. Rusu, L. Anghel, D. Avresky

引用次数: 16

A current reused oscillator-mixer for DS-UWB 一种用于DS-UWB的电流复用振荡器混频器

2009 NORCHIP Pub Date : 2009-11-01 DOI: 10.1109/NORCHP.2009.5397797

T. Koivisto, E. Tiiliharju

引用次数: 1

The rules have changed 规则变了

2009 NORCHIP Pub Date : 2009-11-01 DOI: 10.1109/NORCHP.2009.5397859

K. Martin

{"title":"The rules have changed","authors":"K. Martin","doi":"10.1109/NORCHP.2009.5397859","DOIUrl":"https://doi.org/10.1109/NORCHP.2009.5397859","url":null,"abstract":"Over the last five years, there have been a number of paradigm changes in sub-micron analog circuit design that have significantly changed the game; for example, most analog IC designs involve using IP blocks; realizing complete chips all in-house is just too large a task for a single company to take on; rather, chip realization is more an operation of consolidation of the designs of others; a difficult and error-prone process. Practically, all sub-micron analog designs have extensive digital circuitry for programmability, calibration, test, start-up, etc.; analog designers must also be digital designers. Current digital synthesis flows are geared towards having a single large sea of gates; this doesn't work well for divide-and-conquer and a number of disparate blocks from different providers, with different flows and methodologies. Simulating mixed-mode designs is often more challenging and time consuming than actually doing the designs. Analog designers must also be programmers. Most IP blocks need to be customized for particular applications. If test is not built in, the chances of having a production worthy chip in less than two iterations is small. With a complete mask set often costing more than $1 million, having a large chip not work because of a small analog IP block from a ‘Mom-and-Pop’ IP producer does not make economic sense; however, large IP providers are too big to customize individual designs. Many chips fail because of poor or incorrect communication of required register values and programming requirements; there is no standardization. The ‘necessary tools’ cost upwards of $1 million initial cost and $500K per year operating costs, for sub-micron designs, yet individual IP blocks may sell for only $75K, can easily take 18 months to develop by a complete group, and have few economies of scale. Most designers spend most of their time supporting legacy designs and porting designs to other technologies (and in meetings at larger companies).","PeriodicalId":308859,"journal":{"name":"2009 NORCHIP","volume":"16 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2009-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"125307356","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 4

1V transimpedance amplifier in 90nm CMOS for medical ultrasound imaging 用于医学超声成像的90nm CMOS 1V跨阻放大器

2009 NORCHIP Pub Date : 2009-11-01 DOI: 10.1109/NORCHP.2009.5397833

Linga Reddy Cenkeramaddi, T. Ytterdal

引用次数: 3