Proceedings. Tenth Annual IEEE International ASIC Conference and Exhibit (Cat. No.97TH8334)最新文献_第3页

Data dependent precharging dynamic chain architecture for low power end high speed adders 基于数据的低功耗高速加法器预充动态链结构

Proceedings. Tenth Annual IEEE International ASIC Conference and Exhibit (Cat. No.97TH8334) Pub Date : 1997-09-07 DOI: 10.1109/ASIC.1997.617000

W. Paik, In-Chul Hwang, Jae-Wan Kim, S. Kim

引用次数: 1

Low-voltage high-performance switched current memory cell 低电压高性能开关电流存储单元

Proceedings. Tenth Annual IEEE International ASIC Conference and Exhibit (Cat. No.97TH8334) Pub Date : 1997-09-07 DOI: 10.1109/ASIC.1997.616969

A. Handkiewicz, P. Sniatala, M. Lukowiak

引用次数: 12

The power analysis of interconnect structures 互连结构的功率分析

Proceedings. Tenth Annual IEEE International ASIC Conference and Exhibit (Cat. No.97TH8334) Pub Date : 1997-09-07 DOI: 10.1109/ASIC.1997.616972

Yan Zhang, W. Ye, R. Owens, M. J. Irwin

引用次数: 4

An ultra-low-voltage MTCMOS/SIMOX gate array 一种超低电压MTCMOS/SIMOX栅极阵列

Proceedings. Tenth Annual IEEE International ASIC Conference and Exhibit (Cat. No.97TH8334) Pub Date : 1997-09-07 DOI: 10.1109/ASIC.1997.616968

M. Urano, T. Douseki, T. Hatano, H. Fukuda, M. Harada, T. Tsuchiya

引用次数: 1

Design of cost-efficient ESD clamp circuits for the power rails of CMOS ASIC's with substrate-triggering technique 基于衬底触发技术的CMOS专用集成电路电源轨ESD钳位电路设计

Proceedings. Tenth Annual IEEE International ASIC Conference and Exhibit (Cat. No.97TH8334) Pub Date : 1997-09-07 DOI: 10.1109/ASIC.1997.617023

M. Ker, Tung-Yang Chen, Chung-Yu Wu

引用次数: 13

An intrinsic area-array pad router for ICs 一种用于集成电路的内禀区域阵列pad路由器

Proceedings. Tenth Annual IEEE International ASIC Conference and Exhibit (Cat. No.97TH8334) Pub Date : 1997-09-07 DOI: 10.1109/ASIC.1997.617018

C. Tan, D. Bouldin, P. Dehkordi

引用次数: 10

TDD: a technology dependent decomposition algorithm for LUT-based FPGAs TDD:基于lut的fpga的技术相关分解算法

Proceedings. Tenth Annual IEEE International ASIC Conference and Exhibit (Cat. No.97TH8334) Pub Date : 1997-09-07 DOI: 10.1109/ASIC.1997.617006

A. Farrahi, M. Sarrafzadeh

引用次数: 1

ESD protection for CMOS ASIC in noisy environments with high-current low-voltage triggering SCR devices 具有大电流、低电压触发可控硅器件的CMOS ASIC在噪声环境中的ESD保护

Proceedings. Tenth Annual IEEE International ASIC Conference and Exhibit (Cat. No.97TH8334) Pub Date : 1997-09-07 DOI: 10.1109/ASIC.1997.617022

M. Ker

引用次数: 10

Input reordering for power and delay optimization 功率和延迟优化的输入重新排序

Proceedings. Tenth Annual IEEE International ASIC Conference and Exhibit (Cat. No.97TH8334) Pub Date : 1997-09-07 DOI: 10.1109/ASIC.1997.617004

M. Hashimoto, H. Onoedera, K. Tamaru

引用次数: 1

ASIC design for monobit receiver 单比特接收机专用集成电路设计

Proceedings. Tenth Annual IEEE International ASIC Conference and Exhibit (Cat. No.97TH8334) Pub Date : 1997-09-07 DOI: 10.1109/ASIC.1997.616994

D. Pok, C.-i.H. Chen, C. Montgomery, B. Tsui, J. Schamus

{"title":"ASIC design for monobit receiver","authors":"D. Pok, C.-i.H. Chen, C. Montgomery, B. Tsui, J. Schamus","doi":"10.1109/ASIC.1997.616994","DOIUrl":"https://doi.org/10.1109/ASIC.1997.616994","url":null,"abstract":"A design for the monobit receiver application specific integrated circuit (ASIC) is described. The monobit receiver is a wide band (1 GHz) digital receiver designed for electronic warfare applications. The receiver can process two simultaneous signals and has the potential for fabrication on a single multi-chip module (MCM). The receiver consists of three major elements: (1) a nonlinear radio frequency (RF) front-end, (2) a signal sampler and formatting system (analog-to-digital converter (ADC) and demultiplexers), and (3) a patented \"monobit\" algorithm implemented as an ASIC for signal detection and frequency measurement. The receiver's front end, ADC and algorithm experimental performance results will be presented. The receiver uses a two-bit ADC operating at 2.5 GHz whose outputs are collected and formatted by demultiplexers for presentation to the ASIC. The ASIC has two basic functions: (1) perform a fast Fourier transform (FFT) and (2) determine the number of signals and report their frequencies. The ASIC design contains five stages: (1) the input, (2) the FFT, (3) the initial sort, (4) the squaring and addition, and (5) the final sort. The chip will process the ADC outputs in real time, reporting detected signal frequencies every 102.4 ns.","PeriodicalId":300310,"journal":{"name":"Proceedings. Tenth Annual IEEE International ASIC Conference and Exhibit (Cat. No.97TH8334)","volume":null,"pages":null},"PeriodicalIF":0.0,"publicationDate":"1997-09-07","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"128108331","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 2