2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)最新文献_第6页

A 51mW 1.6GHz on-chip network for low-power heterogeneous SoC platform 低功耗异构SoC平台51mW 1.6GHz片上网络

2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519) Pub Date : 2004-09-13 DOI: 10.1109/ISSCC.2004.1332639

Kangmin Lee, Se-Joong Lee, Sung-Eun Kim, Hye-Mi Choi, Donghyun Kim, Sunyoung Kim, Min-wuk Lee, H. Yoo

引用次数: 104

Emerging technology and business solutions for system chips 系统芯片的新兴技术和业务解决方案

2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519) Pub Date : 2004-09-13 DOI: 10.1109/ISSCC.2004.1332580

N. Lu

{"title":"Emerging technology and business solutions for system chips","authors":"N. Lu","doi":"10.1109/ISSCC.2004.1332580","DOIUrl":"https://doi.org/10.1109/ISSCC.2004.1332580","url":null,"abstract":"In three decades, the IC industry grew from nothing to current GSI levels (with 10/sup 9/ devices on a chip). Its major driving force has been the use of device scaling, which has been especially effective in enhancing the performance of digital chips. However, increasingly, diverse system applications have created an additional driving force - the development of more and more system chips with an increased need to integrate more diverse functionality (digital, analog, memory, RF, etc.) within a limited form factor. In addition to current SoCs on a 2D die, a trend for the coming decade is multidimensional die integration on interconnected substrates in a compact package. Correspondingly, a metric analyzing technology trends is presented. At the same time, beyond the innovative foundry/fabless business structure of the 1990s, new business models are evolving for the realization of system chips. Such models, leading to an effective solution called virtual vertical integration, is discussed. System-chip development must also be vertically integrated to achieve optimized performance, but advanced technologies required to realize such integration cover various horizontal segments of knowledge, such as multidimensional-die architecture design, circuit design, and related design automation, as well as novel testing and packaging techniques, leading-edge device and wafer-fabrication technologies, and solution-oriented software coding. In this regard, critical challenges are highlighted in terms of power partitioning, integrated design, and built-in quality assurance for known-good-die, signal integrity in field applications, and technology optimization across different segments. The parallelism of technology solutions with business models, and their conjoined optimization in the coming system-chip era, is illustrated in this paper.","PeriodicalId":273317,"journal":{"name":"2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)","volume":"36 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2004-09-13","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"127641222","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 10

A 3V CMOS 400mW 14b 1.4GS/s DAC for multi-carrier applications 3V CMOS 400mW 14b 1.4GS/s DAC多载波应用

2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519) Pub Date : 2004-09-13 DOI: 10.1109/ISSCC.2004.1332743

Bernd Schafferer, R. Adams

引用次数: 105

/spl Sigma//spl Delta/ ADC with finite impulse response feedback DAC /spl Sigma//spl Delta/ ADC，具有有限脉冲响应反馈DAC

2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519) Pub Date : 2004-09-13 DOI: 10.1109/ISSCC.2004.1332601

Bas M. Putter

引用次数: 65

A zero-sink-current Schmitt trigger and window-flexible counting circuit for fingerprint sensor/identifier 用于指纹传感器/识别器的零沉电流施密特触发和窗口柔性计数电路

2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519) Pub Date : 2004-09-13 DOI: 10.1109/ISSCC.2004.1332624

H. Morimura, T. Shimannura, K. Fujii, S. Shigematsu, Y. Okazaki, M. Katsuyuki

引用次数: 14

Reconfigurable RF circuits based on integrated MEMS switches 基于集成MEMS开关的可重构射频电路

2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519) Pub Date : 2004-09-13 DOI: 10.1109/ISSCC.2004.1332718

J. DeNatale

引用次数: 7

A 2GS/s 3b /spl Delta//spl Sigma/-modulated DAC with a tunable switched-capacitor bandpass DAC mismatch shaper 2GS/s 3b /spl Delta//spl Sigma/调制DAC，带可调开关电容带通DAC失配整形器

2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519) Pub Date : 2004-09-13 DOI: 10.1109/ISSCC.2004.1332746

T. Kaplan, J. Jensen, C. Fields, M. Chang

引用次数: 4

Low-voltage-swing logic circuits for a 7GHz x86 integer core 用于7GHz x86整数内核的低压摆幅逻辑电路

2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519) Pub Date : 2004-09-13 DOI: 10.1109/ISSCC.2004.1332640

D. Deleganes, M. Barany, G. Geannopoulos, K. Kreitzer, A.P. Singh, S. Wijeratne

引用次数: 21

VSWR-protected silicon bipolar power amplifier with smooth power control slope 具有平滑功率控制斜率的vswr保护硅双极功率放大器

2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519) Pub Date : 2004-09-13 DOI: 10.1109/ISSCC.2004.1332660

A. Scuderi, F. Carrara, G. Palmisano

引用次数: 13

Architecture and circuit techniques for a reconfigurable memory block 可重构存储器块的结构和电路技术

2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519) Pub Date : 2004-09-13 DOI: 10.1109/ISSCC.2004.1332813

K. Mai, R. Ho, E. Alon, L. Dean, Younggon Kim, P. Dinesh, M. Horowitz

引用次数: 18