1984 IEEE International Solid-State Circuits Conference. Digest of Technical Papers最新文献_第3页

A 64Kb CMOS EEROM with on-chip ECC 带有片上ECC的64Kb CMOS EEROM

1984 IEEE International Solid-State Circuits Conference. Digest of Technical Papers Pub Date : 1900-01-01 DOI: 10.1109/ISSCC.1984.1156662

S. Mehrotra, Tsung-Ching Wu, Te-Long Chiu, G. Perlegos

引用次数: 5

Facsimile shading corrector 传真阴影校正器

1984 IEEE International Solid-State Circuits Conference. Digest of Technical Papers Pub Date : 1900-01-01 DOI: 10.1109/ISSCC.1984.1156566

M. Togashi, S. Sato, S. Ohshima, K. Aruga, T. Nakamura

引用次数: 4

A synthesis program for operation amplifiers 运算放大器的合成程序

1984 IEEE International Solid-State Circuits Conference. Digest of Technical Papers Pub Date : 1900-01-01 DOI: 10.1109/ISSCC.1984.1156716

M. Degrauwe, W. Sansen

引用次数: 12

A 300-baud frequency shift keying MODEM 300波特频移键控调制解调器

1984 IEEE International Solid-State Circuits Conference. Digest of Technical Papers Pub Date : 1900-01-01 DOI: 10.1109/ISSCC.1984.1156704

A. Takla, Y. Haque

引用次数: 2

A 25ns 64K SRAM 25ns 64K SRAM

1984 IEEE International Solid-State Circuits Conference. Digest of Technical Papers Pub Date : 1900-01-01 DOI: 10.1109/ISSCC.1984.1156703

T. Ozawa, S. Koshimaru, O. Kudo, H. Itoh, N. Harashima, N. Yasuoka, H. Asai, T. Yamanaka, S. Kikuchi

引用次数: 9

Testing methodology for VLSI VLSI测试方法

1984 IEEE International Solid-State Circuits Conference. Digest of Technical Papers Pub Date : 1900-01-01 DOI: 10.1109/ISSCC.1984.1156693

R. Dutton

引用次数: 0

A 16ns 2K×8b CMOS SRAM 16ns 2K×8b CMOS SRAM

1984 IEEE International Solid-State Circuits Conference. Digest of Technical Papers Pub Date : 1900-01-01 DOI: 10.1109/ISSCC.1984.1156620

N. Okazaki, T. Komatsu, N. Hoshi, K. Tsuboi, T. Shimada

引用次数: 0

A capacitance coupled bit line cell for Mb level DRAMs 用于Mb级dram的电容耦合位线单元

1984 IEEE International Solid-State Circuits Conference. Digest of Technical Papers Pub Date : 1900-01-01 DOI: 10.1109/ISSCC.1984.1156600

M. Taguchi, S. Audo, S. Hijiya, T. Nakamura, S. Economo, T. Yabu

{"title":"A capacitance coupled bit line cell for Mb level DRAMs","authors":"M. Taguchi, S. Audo, S. Hijiya, T. Nakamura, S. Economo, T. Yabu","doi":"10.1109/ISSCC.1984.1156600","DOIUrl":"https://doi.org/10.1109/ISSCC.1984.1156600","url":null,"abstract":"CIRCUIT TECHNIQUES developed for a stacked capacitor 256Kb NMOS DRAM test model to achieve the best use of a small cell ( 3 8 . 2 5 ~ 2 ) used as a storage element will be reported. In the development of next generation DRAMs, a certain storage capacitance value (approximately 50fF) must be assembled in the small cell area with minimal capture rate of minority carriers in the substrate. Conventional double polysilicon cells are becoming obsolete for these requirements. Among several improved cell structures, the stacked capacitor cell’ affords larger storage capacitance by extending the storage region onto the transfer gate. The use of capacitive-coupled bit lines (CCB) in triple polysilicon cell structures are similar, but have an approximately 1.5 times larger storage area, because the total cell area is utilized for the capacitor. Figure 1 shows a plane and cross sectional view of the cell. A large storage area was created by reciprocally connecting the transfer-gate and the capacitor. This has eliminated the space for a contact hole between bit line to cell. The cell output voltage of CCB and standard metal bit line structures were compared: Figure 2 shows the calculated output voltage as a function of cell size. Lateral dimensions including storage capacitors were assumed to vary with cell size, while the spacing between capacitors and the metal bit line width were kept constant because the minimum line width and the spacing were assumed. Vertical dimensions were also kept constant. A two-dimensional numerical analysis method was used for capacitance evaluation, and the effects of capacitance between adjacent bit lines were taken into account. Since the bit line width of CCB structures varies with cell size, the parasitic capacitance is comparably large for cell sizes over 4 0 m 2 and the output voltage is lower than that for metal bit line structure. But if the memory cells are very small, the situation is reversed; the capacitance of metal bit lines does not reduce much with cell size due to fringe Capacitance components and the emergence of capacitance between bit lines, while the capacitor area rapidly decreases. For the same output voltages, a CCB cell with larger storage capacitance is more resistive to soft errors and superior performance is expected from very small cells. The cell’s operational biases are slightly different from conventional cells. In write operations, bit lines are set at the V,, or Vss level according to the data being written. The voltage source lines provide a Vcc level to each storage node __","PeriodicalId":260117,"journal":{"name":"1984 IEEE International Solid-State Circuits Conference. Digest of Technical Papers","volume":"90 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1900-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"123501293","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 9

A 200Kb/s burst mode transceiver with two-bridge tap equalizer 具有双桥抽头均衡器的200Kb/s突发模式收发器

1984 IEEE International Solid-State Circuits Conference. Digest of Technical Papers Pub Date : 1900-01-01 DOI: 10.1109/ISSCC.1984.1156674

A. Komori, M. Furukawa, T. Sato, T. Komazaki

引用次数: 2

Optimal interconnect circuits for VLSI VLSI的最佳互连电路

1984 IEEE International Solid-State Circuits Conference. Digest of Technical Papers Pub Date : 1900-01-01 DOI: 10.1109/ISSCC.1984.1156606

H. Bakoglu, J. Meindl

引用次数: 34