25ns 64K SRAM

1984 IEEE International Solid-State Circuits Conference. Digest of Technical Papers Pub Date : 1900-01-01 DOI:10.1109/ISSCC.1984.1156703

T. Ozawa, S. Koshimaru, O. Kudo, H. Itoh, N. Harashima, N. Yasuoka, H. Asai, T. Yamanaka, S. Kikuchi

{"title":"25ns 64K SRAM","authors":"T. Ozawa, S. Koshimaru, O. Kudo, H. Itoh, N. Harashima, N. Yasuoka, H. Asai, T. Yamanaka, S. Kikuchi","doi":"10.1109/ISSCC.1984.1156703","DOIUrl":null,"url":null,"abstract":"A 25ns 64K×1 CMOS SRAM with a 30.9mm<sup>2</sup>chip size will be covered in this paper. P-well 11.5μm CMOS technology features a double metal poly load 4-transistor memory cell.","PeriodicalId":260117,"journal":{"name":"1984 IEEE International Solid-State Circuits Conference. Digest of Technical Papers","volume":"11 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1900-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"9","resultStr":"{\"title\":\"A 25ns 64K SRAM\",\"authors\":\"T. Ozawa, S. Koshimaru, O. Kudo, H. Itoh, N. Harashima, N. Yasuoka, H. Asai, T. Yamanaka, S. Kikuchi\",\"doi\":\"10.1109/ISSCC.1984.1156703\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A 25ns 64K×1 CMOS SRAM with a 30.9mm<sup>2</sup>chip size will be covered in this paper. P-well 11.5μm CMOS technology features a double metal poly load 4-transistor memory cell.\",\"PeriodicalId\":260117,\"journal\":{\"name\":\"1984 IEEE International Solid-State Circuits Conference. Digest of Technical Papers\",\"volume\":\"11 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1900-01-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"9\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"1984 IEEE International Solid-State Circuits Conference. Digest of Technical Papers\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ISSCC.1984.1156703\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"1984 IEEE International Solid-State Circuits Conference. Digest of Technical Papers","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISSCC.1984.1156703","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 9

摘要

本文将介绍一个25ns 64K×1 CMOS SRAM，其芯片尺寸为30.9mm2。P-well 11.5μm CMOS技术具有双金属多负载4晶体管存储单元。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

A 25ns 64K SRAM

A 25ns 64K×1 CMOS SRAM with a 30.9mm²chip size will be covered in this paper. P-well 11.5μm CMOS technology features a double metal poly load 4-transistor memory cell.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

1984 IEEE International Solid-State Circuits Conference. Digest of Technical Papers

自引率

0.00%

发文量