发布求助
文献互助 智能选刊 最新文献

1984 IEEE International Solid-State Circuits Conference. Digest of Technical Papers最新文献

筛选
英文 中文
An integrated phoneme speech synthesizer 集成音素语音合成器
1984 IEEE International Solid-State Circuits Conference. Digest of Technical Papers Pub Date : 1900-01-01 DOI: 10.1109/ISSCC.1984.1156580
D. Maeding, C. Austin, P. Maimone
{"title":"An integrated phoneme speech synthesizer","authors":"D. Maeding, C. Austin, P. Maimone","doi":"10.1109/ISSCC.1984.1156580","DOIUrl":"https://doi.org/10.1109/ISSCC.1984.1156580","url":null,"abstract":"This report will cover a phoneme speech synthesizer IC intended to be interfaced to a microprocessor. The IC operates on a single 5V supply and features 64 selectable phonemes, 4096 pitch frequencies and eight articulation rates.","PeriodicalId":260117,"journal":{"name":"1984 IEEE International Solid-State Circuits Conference. Digest of Technical Papers","volume":"17 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1900-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"115703294","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
A line transfer color image sensor with 576×462 pixels 一个576×462像素的线转移彩色图像传感器
1984 IEEE International Solid-State Circuits Conference. Digest of Technical Papers Pub Date : 1900-01-01 DOI: 10.1109/ISSCC.1984.1156625
J. Berger, L. Brissot, Y. Cazaux, P. Descure
{"title":"A line transfer color image sensor with 576×462 pixels","authors":"J. Berger, L. Brissot, Y. Cazaux, P. Descure","doi":"10.1109/ISSCC.1984.1156625","DOIUrl":"https://doi.org/10.1109/ISSCC.1984.1156625","url":null,"abstract":"An image sensor that uses pixel elements consisting of both photodiodes and MOS capacitor storage, and incorporates blooming suppression, will be discussed.","PeriodicalId":260117,"journal":{"name":"1984 IEEE International Solid-State Circuits Conference. Digest of Technical Papers","volume":"531 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1900-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"123096515","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 1
A 45ns 16×16 CMOS multiplier 一个45ns 16×16 CMOS乘法器
1984 IEEE International Solid-State Circuits Conference. Digest of Technical Papers Pub Date : 1900-01-01 DOI: 10.1109/ISSCC.1984.1156616
Y. Kaji, N. Sugiyama, Y. Kitamura, S. Ohya, M. Kikuchi
{"title":"A 45ns 16×16 CMOS multiplier","authors":"Y. Kaji, N. Sugiyama, Y. Kitamura, S. Ohya, M. Kikuchi","doi":"10.1109/ISSCC.1984.1156616","DOIUrl":"https://doi.org/10.1109/ISSCC.1984.1156616","url":null,"abstract":"A 16 × 16 parallel multiplier, using 1.5μm design rule N-well CMOS technology, will be covered. A multiply time of 45ns has been achieved by using Booth's algorithm and Wallace tree reduction. The typical power dissipation is 100mW.","PeriodicalId":260117,"journal":{"name":"1984 IEEE International Solid-State Circuits Conference. Digest of Technical Papers","volume":"73 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1900-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"115284484","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 6
A monolithic P-channel JFET QUAD operational amplifier 单片p沟道JFET四极运算放大器
1984 IEEE International Solid-State Circuits Conference. Digest of Technical Papers Pub Date : 1900-01-01 DOI: 10.1109/ISSCC.1984.1156588
W. Davis, R. Vyne
{"title":"A monolithic P-channel JFET QUAD operational amplifier","authors":"W. Davis, R. Vyne","doi":"10.1109/ISSCC.1984.1156588","DOIUrl":"https://doi.org/10.1109/ISSCC.1984.1156588","url":null,"abstract":"A 10MHz amplifier with a 45V/μs slew rate, and 1.8μs settling time to 1/2LSB of 12b (10V step), will be covered. An NPN output stage and compensated Miller amplifier provides 500pF drive, 55° phase and 5dB gain margins over (+14/-14.7) V output swing.","PeriodicalId":260117,"journal":{"name":"1984 IEEE International Solid-State Circuits Conference. Digest of Technical Papers","volume":"5 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1900-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"126436250","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
Computer generation of digital filter banks 数字滤波器组的计算机生成
1984 IEEE International Solid-State Circuits Conference. Digest of Technical Papers Pub Date : 1900-01-01 DOI: 10.1109/ISSCC.1984.1156634
P. Reutz, S. Pope, B. Solberg, R. Brodersen
{"title":"Computer generation of digital filter banks","authors":"P. Reutz, S. Pope, B. Solberg, R. Brodersen","doi":"10.1109/ISSCC.1984.1156634","DOIUrl":"https://doi.org/10.1109/ISSCC.1984.1156634","url":null,"abstract":"This paper will cover a 16-channel filter bank for speech recognition and a single filter generated by computer programs from filter descriptions. The dynamic range in the filter bank (112 pole) is 68dB and the area is 32 sq. mm.","PeriodicalId":260117,"journal":{"name":"1984 IEEE International Solid-State Circuits Conference. Digest of Technical Papers","volume":"XXVII 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1900-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"131212403","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 7
A power BiMOS with integral high current PNP transistor 一种集成大电流PNP晶体管的大功率BiMOS
1984 IEEE International Solid-State Circuits Conference. Digest of Technical Papers Pub Date : 1900-01-01 DOI: 10.1109/ISSCC.1984.1156617
B. Bynum, D. Cave
{"title":"A power BiMOS with integral high current PNP transistor","authors":"B. Bynum, D. Cave","doi":"10.1109/ISSCC.1984.1156617","DOIUrl":"https://doi.org/10.1109/ISSCC.1984.1156617","url":null,"abstract":"The design of a driver IC featuring a power vertical PNP combined with bipolar/CMOS control circuitry will be discussed. Trqe circuit provides 1.0A output current with 0.5V input-output voltage and 25mA control current. It accepts 4.5 to 36V supply voltage with ±125V transients.","PeriodicalId":260117,"journal":{"name":"1984 IEEE International Solid-State Circuits Conference. Digest of Technical Papers","volume":"40 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1900-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"133215101","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 2
An 80ns 1Mb ROM 一个80ns 1Mb的ROM
1984 IEEE International Solid-State Circuits Conference. Digest of Technical Papers Pub Date : 1900-01-01 DOI: 10.1109/ISSCC.1984.1156660
F. Masuoka, S. Ariizumi, T. Iwase, M. Ono, Norio Endo
{"title":"An 80ns 1Mb ROM","authors":"F. Masuoka, S. Ariizumi, T. Iwase, M. Ono, Norio Endo","doi":"10.1109/ISSCC.1984.1156660","DOIUrl":"https://doi.org/10.1109/ISSCC.1984.1156660","url":null,"abstract":"This paper will describe a 1Mb programmable ROM incorporating a through-hole programmed mask ROM cell and a CMOS fully static sense amp. The ROM has been fabricated using a double poly-Si P-well CMOS technology, achieving a cell size of 33μm2.","PeriodicalId":260117,"journal":{"name":"1984 IEEE International Solid-State Circuits Conference. Digest of Technical Papers","volume":"237 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1900-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"133837092","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 2
Wafer scale integration 晶圆规模集成
1984 IEEE International Solid-State Circuits Conference. Digest of Technical Papers Pub Date : 1900-01-01 DOI: 10.1109/ISSCC.1984.1156596
D. Patterson, S. Seccombe
{"title":"Wafer scale integration","authors":"D. Patterson, S. Seccombe","doi":"10.1109/ISSCC.1984.1156596","DOIUrl":"https://doi.org/10.1109/ISSCC.1984.1156596","url":null,"abstract":"With lowering defect densities in LSI fabrication technologies interest in wafer scale integration has revived. The process holds the promise of higher performance, lower cost, and increased packing density, particularly at the system level. However, it is necessary to consider if recent advances are sufficient to outweigh problems in testing, repairability and system configuration, ancl flexibility. To be assessed too are the problems that limited early implementations in the 60s and if they can be overcome; and if wafer scale integration will provide new opportunities such as systolic arrays, connection-oriented architectures and other related disciplines . . . Panelists will discuss unique technological approaches and the future potentials along with limitations that may arise.","PeriodicalId":260117,"journal":{"name":"1984 IEEE International Solid-State Circuits Conference. Digest of Technical Papers","volume":"6 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1900-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"134473274","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 33
A comparison of mixed gate array and custom IC design methods 混合门阵列与定制集成电路设计方法的比较
1984 IEEE International Solid-State Circuits Conference. Digest of Technical Papers Pub Date : 1900-01-01 DOI: 10.1109/ISSCC.1984.1156631
C. Erdelyi, R. Bechade, M. Concannon, W. Hoffman
{"title":"A comparison of mixed gate array and custom IC design methods","authors":"C. Erdelyi, R. Bechade, M. Concannon, W. Hoffman","doi":"10.1109/ISSCC.1984.1156631","DOIUrl":"https://doi.org/10.1109/ISSCC.1984.1156631","url":null,"abstract":"This paper will present a comparison of gate-array, mixed gate-array-custom and full custom implementations of a 32b NMOS microprocessor. Use of 5V and 3.4V on-chip supply voltages and automated gate-array design for parts of the chip has resulted in a speed and power dissipation of 230ns/2.8W, comparable to the full-custom approach (170ns/3W) in half the design time.","PeriodicalId":260117,"journal":{"name":"1984 IEEE International Solid-State Circuits Conference. Digest of Technical Papers","volume":"7 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1900-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"131415233","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 4
256Kb CMNOS EPROM 256Kb CMNOS EPROM
1984 IEEE International Solid-State Circuits Conference. Digest of Technical Papers Pub Date : 1900-01-01 DOI: 10.1109/ISSCC.1984.1156664
Te-Long Chiu, Tsung-Ching Wu, G. Perlegos
{"title":"256Kb CMNOS EPROM","authors":"Te-Long Chiu, Tsung-Ching Wu, G. Perlegos","doi":"10.1109/ISSCC.1984.1156664","DOIUrl":"https://doi.org/10.1109/ISSCC.1984.1156664","url":null,"abstract":"A 125ns, 50mW 256Kb EPROM featuring 12V-16V programming will be described. The design utilizes a 1.5μm N-well CMOS on epi technology resulting In a cell size of 37.5μm<sup>2</sup>and a die size of 180 mil ×180 mil.","PeriodicalId":260117,"journal":{"name":"1984 IEEE International Solid-State Circuits Conference. Digest of Technical Papers","volume":"11 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1900-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"121324904","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
首页 上一页
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整，为了账户安全，请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
请完成安全验证×
相关产品
×
本文献相关产品
联系我们：info@booksci.cn Book学术提供免费学术资源搜索服务，方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号：481959085
Book学术官方微信