Proceedings of Bipolar/Bicmos Circuits and Technology Meeting最新文献

筛选
英文 中文
A 1.0 /spl mu/m linear BiCMOS technology with power DMOS capability 具有功率DMOS能力的1.0 /spl μ m线性BiCMOS技术
Proceedings of Bipolar/Bicmos Circuits and Technology Meeting Pub Date : 1995-10-02 DOI: 10.1109/BIPOL.1995.493883
E. Bayer, W. Bucksch, K. Scoones, K. Wagensohner, J. Erdeljac, L. Hutter
{"title":"A 1.0 /spl mu/m linear BiCMOS technology with power DMOS capability","authors":"E. Bayer, W. Bucksch, K. Scoones, K. Wagensohner, J. Erdeljac, L. Hutter","doi":"10.1109/BIPOL.1995.493883","DOIUrl":"https://doi.org/10.1109/BIPOL.1995.493883","url":null,"abstract":"A 1.0 micron BiCMOS process, with lateral DMOS as an available process extension, is presented for mixed-signal and power applications, providing a broad range of active and passive components. The DMOS transistor offers 45-60 V capability with Rsp=1.25 m/spl Omega/.cm/sup 2/. The process has been used to build a 5A H-Bridge for automotive applications, the design of which is described in detail.","PeriodicalId":230944,"journal":{"name":"Proceedings of Bipolar/Bicmos Circuits and Technology Meeting","volume":"11 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1995-10-02","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"129925107","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
Experimental monolithic high speed transceiver for Manchester encoded data 实验性单片高速曼彻斯特编码数据收发器
Proceedings of Bipolar/Bicmos Circuits and Technology Meeting Pub Date : 1995-10-02 DOI: 10.1109/BIPOL.1995.493877
P. Popescu, A. Solheim, M. Wight
{"title":"Experimental monolithic high speed transceiver for Manchester encoded data","authors":"P. Popescu, A. Solheim, M. Wight","doi":"10.1109/BIPOL.1995.493877","DOIUrl":"https://doi.org/10.1109/BIPOL.1995.493877","url":null,"abstract":"A monolithic high speed low power transceiver for Manchester encoded data has been designed and integrated using Northern Telecom's advanced 0.8 micron BiCMOS process. The circuit was evaluated for use in high speed low power BiCMOS VLSI for large synchronous digital communication systems with point to point connections running at a rate of 622 Mb/s and operating from +3.3 V.","PeriodicalId":230944,"journal":{"name":"Proceedings of Bipolar/Bicmos Circuits and Technology Meeting","volume":"13 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1995-10-02","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"123669696","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 8
A tiny, high-speed, voltage-feedback amplifier stable with all capacitive loads 一个微小的,高速的,电压反馈放大器稳定的所有容性负载
Proceedings of Bipolar/Bicmos Circuits and Technology Meeting Pub Date : 1995-10-02 DOI: 10.1109/BIPOL.1995.493858
F. Moraveji, M. Musbah
{"title":"A tiny, high-speed, voltage-feedback amplifier stable with all capacitive loads","authors":"F. Moraveji, M. Musbah","doi":"10.1109/BIPOL.1995.493858","DOIUrl":"https://doi.org/10.1109/BIPOL.1995.493858","url":null,"abstract":"A high-speed, voltage-feedback operational amplifier capable of operating from +/- 1.8 V to +/- 20 V supplies and driving infinite capacitive load is described. Silicon evaluations show 188 MHz bandwidth and 1500 V//spl mu/s slew rate. Die size is 38/spl times/46 square mils in a tiny SOT package. The part has been fabricated on a 40 V poly-emitter complementary bipolar process.","PeriodicalId":230944,"journal":{"name":"Proceedings of Bipolar/Bicmos Circuits and Technology Meeting","volume":"22 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1995-10-02","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"131977484","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 1
A 5-GHz SiGe HBT return-to-zero comparator 一种5 ghz SiGe HBT归零比较器
Proceedings of Bipolar/Bicmos Circuits and Technology Meeting Pub Date : 1995-10-02 DOI: 10.1109/BIPOL.1995.493890
Weinan Gao, W. Snelgrove, S. Kovacic
{"title":"A 5-GHz SiGe HBT return-to-zero comparator","authors":"Weinan Gao, W. Snelgrove, S. Kovacic","doi":"10.1109/BIPOL.1995.493890","DOIUrl":"https://doi.org/10.1109/BIPOL.1995.493890","url":null,"abstract":"A monolithic comparator implemented in a SiGe HBT technology is presented. The circuit employs a resettable slave stage, which was carefully designed to produce return-to-zero output data. Operation with sampling rates up to 5-GHz has been demonstrated. The comparator chip has an input range of 1.5 V, dissipates 89 mW from a 3-volt supply, and occupies a die area of 407/spl times/143 /spl mu/m/sup 2/.","PeriodicalId":230944,"journal":{"name":"Proceedings of Bipolar/Bicmos Circuits and Technology Meeting","volume":"7 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1995-10-02","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"129182224","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 39
A BiCMOS fully-differential 10-bit 40 MHz pipelined ADC 一个BiCMOS全差分10位40 MHz流水线ADC
Proceedings of Bipolar/Bicmos Circuits and Technology Meeting Pub Date : 1995-10-02 DOI: 10.1109/BIPOL.1995.493887
T. Shu, K. Bacrania, R. Gokhale
{"title":"A BiCMOS fully-differential 10-bit 40 MHz pipelined ADC","authors":"T. Shu, K. Bacrania, R. Gokhale","doi":"10.1109/BIPOL.1995.493887","DOIUrl":"https://doi.org/10.1109/BIPOL.1995.493887","url":null,"abstract":"A BiCMOS fully-differential, 10-bit, 40 MHz pipelined ADC has been developed. The ADC can digitize not only a fully-differential but also a single-ended signal over a wide input range with little variation in performance. At f/sub s/=40 MHz, the ADC exhibits a signal-to-(noise+distortion) ratio (SNDR) of 57.1 dB and consumes <400 mW from a single 5-V supply.","PeriodicalId":230944,"journal":{"name":"Proceedings of Bipolar/Bicmos Circuits and Technology Meeting","volume":"25 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1995-10-02","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"114375009","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 1
Transport models for advanced device simulation-truth or consequences? 先进设备仿真的传输模型——真相还是后果?
Proceedings of Bipolar/Bicmos Circuits and Technology Meeting Pub Date : 1995-10-02 DOI: 10.1109/BIPOL.1995.493859
S. Laux, M. Fischetti
{"title":"Transport models for advanced device simulation-truth or consequences?","authors":"S. Laux, M. Fischetti","doi":"10.1109/BIPOL.1995.493859","DOIUrl":"https://doi.org/10.1109/BIPOL.1995.493859","url":null,"abstract":"An overview of three methods currently employed in advanced semiconductor device simulation is given, together with results for a model n/sup +/-n-n/sup +/ structure. The Monte Carlo, energy transport and spherical harmonic expansion methods are discussed from the perspective of a Monte Carlo enthusiast.","PeriodicalId":230944,"journal":{"name":"Proceedings of Bipolar/Bicmos Circuits and Technology Meeting","volume":"24 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1995-10-02","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"126549279","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 15
A high performance 0.35 /spl mu/m 3.3 V BiCMOS technology optimized for product porting from a 0.6 /spl mu/m 3.3 V BiCMOS technology 高性能0.35 /spl mu/m 3.3 V BiCMOS技术,优化产品从0.6 /spl mu/m 3.3 V BiCMOS技术移植
Proceedings of Bipolar/Bicmos Circuits and Technology Meeting Pub Date : 1995-10-02 DOI: 10.1109/BIPOL.1995.493862
J. Schutz, M. Bohr
{"title":"A high performance 0.35 /spl mu/m 3.3 V BiCMOS technology optimized for product porting from a 0.6 /spl mu/m 3.3 V BiCMOS technology","authors":"J. Schutz, M. Bohr","doi":"10.1109/BIPOL.1995.493862","DOIUrl":"https://doi.org/10.1109/BIPOL.1995.493862","url":null,"abstract":"A 0.35 /spl mu/m logic technology has been developed with high performance transistors and four layers of planarized metal interconnect. A 2.5 V version offers lower power and higher performance. A 3.3 V BiCMOS version has been optimized for compatibility with previous designs implemented in a 0.6 /spl mu/m 3.3 V BiCMOS process. The design process for converting an existing production worthy 0.6 /spl mu/m 3.3 V BiCMOS design is described. The silicon results are described.","PeriodicalId":230944,"journal":{"name":"Proceedings of Bipolar/Bicmos Circuits and Technology Meeting","volume":"24 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1995-10-02","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"126635592","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 3
Improvement of narrow emitter bipolar transistor performance by in-situ highly doped arsenic polysilicon technique 原位高掺杂砷多晶硅技术改善窄发射极双极晶体管性能
Proceedings of Bipolar/Bicmos Circuits and Technology Meeting Pub Date : 1995-10-02 DOI: 10.1109/BIPOL.1995.493874
K. Inou, Y. Katsumata, S. Matsuda, H. Naruse, H. Sugaya, H. Iwai
{"title":"Improvement of narrow emitter bipolar transistor performance by in-situ highly doped arsenic polysilicon technique","authors":"K. Inou, Y. Katsumata, S. Matsuda, H. Naruse, H. Sugaya, H. Iwai","doi":"10.1109/BIPOL.1995.493874","DOIUrl":"https://doi.org/10.1109/BIPOL.1995.493874","url":null,"abstract":"An in-situ highly doped arsenic polysilicon emitter technology has been developed as a way to improve the degradation of electrical characteristics suffered by narrow emitter bipolar transistors due to the plug effect. We have experimentally confirmed that transistors fabricated with the new technique have good electrical characteristics.","PeriodicalId":230944,"journal":{"name":"Proceedings of Bipolar/Bicmos Circuits and Technology Meeting","volume":"242 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1995-10-02","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"121455073","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
Modeling of the substrate effect in high-speed Si-bipolar ICs 高速硅双极集成电路中衬底效应的建模
Proceedings of Bipolar/Bicmos Circuits and Technology Meeting Pub Date : 1995-10-02 DOI: 10.1109/BIPOL.1995.493893
M. Pfost, H. Rein, T. Holzwarth
{"title":"Modeling of the substrate effect in high-speed Si-bipolar ICs","authors":"M. Pfost, H. Rein, T. Holzwarth","doi":"10.1109/BIPOL.1995.493893","DOIUrl":"https://doi.org/10.1109/BIPOL.1995.493893","url":null,"abstract":"The contribution of the p/sup -/ substrate and channel stopper on the equivalent circuits of Si-bipolar transistors and bond pads are theoretically and experimentally investigated up to very high frequencies. Equivalent substrate circuits are derived and verified by numerical simulation using a new computer program. The validity of both the numerical simulation results and the equivalent circuits are checked by on-wafer measurements up to 20 GHz.","PeriodicalId":230944,"journal":{"name":"Proceedings of Bipolar/Bicmos Circuits and Technology Meeting","volume":"301 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1995-10-02","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"121462845","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 12
A new technique for measuring junction capacitance in bipolar transistors 双极晶体管结电容测量新技术
Proceedings of Bipolar/Bicmos Circuits and Technology Meeting Pub Date : 1995-10-02 DOI: 10.1109/BIPOL.1995.493882
K. Joardar
{"title":"A new technique for measuring junction capacitance in bipolar transistors","authors":"K. Joardar","doi":"10.1109/BIPOL.1995.493882","DOIUrl":"https://doi.org/10.1109/BIPOL.1995.493882","url":null,"abstract":"A new methodology for measuring p/n junction capacitance is demonstrated. The method is dc based making it suitable for use in automated high volume measurements. The validity of the technique is supported by both simulated and experimentally measured data.","PeriodicalId":230944,"journal":{"name":"Proceedings of Bipolar/Bicmos Circuits and Technology Meeting","volume":"191 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1995-10-02","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"131772940","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 5
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
相关产品
×
本文献相关产品
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信