ESSCIRC 2014 - 40th European Solid State Circuits Conference (ESSCIRC)最新文献_第6页

Clock and synchronization networks for a 3GHz 64bit ARMv8 8-core SoC 时钟和同步网络的3GHz 64位ARMv8 8核SoC

ESSCIRC 2014 - 40th European Solid State Circuits Conference (ESSCIRC) Pub Date : 2014-11-03 DOI: 10.1109/ESSCIRC.2014.6942068

L. Ravezzi, H. Partovi, Dong Wang, C. Wang, Ronen Cohen, M. Ashcraft, A. Yeung, Qawi Harvard, Russell Homer, J. Ngai, G. Favor

{"title":"Clock and synchronization networks for a 3GHz 64bit ARMv8 8-core SoC","authors":"L. Ravezzi, H. Partovi, Dong Wang, C. Wang, Ronen Cohen, M. Ashcraft, A. Yeung, Qawi Harvard, Russell Homer, J. Ngai, G. Favor","doi":"10.1109/ESSCIRC.2014.6942068","DOIUrl":"https://doi.org/10.1109/ESSCIRC.2014.6942068","url":null,"abstract":"This paper describes the clock distribution and synchronization network for a 64bit ARMv8 8-core microprocessor. Embedded in a SoC for cloud computing platforms, the processor is fabricated in a 40nm CMOS technology and operates at 3.0GHz. The system PLL has a measured rms jitter <;1psec and features dynamic frequency hopping for DVFS applications. In conjunction with a Star/H/Mesh topology, the clock distribution uses both CML and CMOS circuits to minimize period jitter and nominally achieves <;9psec of skew (2.7% of clock period). By using local Duty Cycle Adjustment circuits in each core to properly offset the clock duty cycle and ease timing critical paths, the processor performance improves by more than 5%. A simple probing circuit for high speed clock measurements can be used to monitor the high frequency excursions of the internal supply to counteract any timing violation that could occur. Finally an enhanced latch, which improves MTBF by up to 5 orders of magnitudes and thus is suited for high speed synchronization operations, is proposed.","PeriodicalId":202377,"journal":{"name":"ESSCIRC 2014 - 40th European Solid State Circuits Conference (ESSCIRC)","volume":"14 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2014-11-03","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"130108129","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 1

A 1.5nJ/pixel super-resolution enhanced FAST corner detection processor for high accuracy AR 1.5nJ/像素超分辨率增强型FAST拐角检测处理器，实现高精度AR

ESSCIRC 2014 - 40th European Solid State Circuits Conference (ESSCIRC) Pub Date : 2014-11-03 DOI: 10.1109/ESSCIRC.2014.6942054

Seongwook Park, Gyeonghoon Kim, Junyoung Park, H. Yoo

{"title":"A 1.5nJ/pixel super-resolution enhanced FAST corner detection processor for high accuracy AR","authors":"Seongwook Park, Gyeonghoon Kim, Junyoung Park, H. Yoo","doi":"10.1109/ESSCIRC.2014.6942054","DOIUrl":"https://doi.org/10.1109/ESSCIRC.2014.6942054","url":null,"abstract":"Most vision applications such as object recognition and augmented reality require a high resolution image because their performance is heavily dependent on a local feature point like an edge and a corner. Unfortunately, the vulnerability of correct feature detection always exists in vision applications. Moreover, it is hard to increase image resolution because there is the trade-off between the image resolution and the system power consumption in a wearable device. To resolve this, we present an energy-efficient Features from Accelerated Segment Test (FAST) corner detection processor with a high-throughput super-resolution 4-core cluster for low-power and high accuracy AR applications. To perform high throughput super-resolution, the hardware is proposed with an adaptive multi-issue multiply-accumulate (AMMAC) unit and a shift register (SHR) based angle integrator. Finally, a proposed super-resolution enhanced FAST corner detection processor performs 13.51% detection accuracy enhanced FAST corner detection on up to a 16× super-resolution image with only 1.5nJ/pixel energy efficiency.","PeriodicalId":202377,"journal":{"name":"ESSCIRC 2014 - 40th European Solid State Circuits Conference (ESSCIRC)","volume":"6 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2014-11-03","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"125421323","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 2

A 0.2nJ/pixel 4K 60fps Main-10 HEVC decoder with multi-format capabilities for UHD-TV applications 一个0.2nJ/像素4K 60fps的Main-10 HEVC解码器，具有多格式功能，适用于超高清电视应用

ESSCIRC 2014 - 40th European Solid State Circuits Conference (ESSCIRC) Pub Date : 2014-11-03 DOI: 10.1109/ESSCIRC.2014.6942055

Chi-Cheng Ju, Tsu-Ming Liu, Yung-Chang Chang, Chih-Ming Wang, Hue-Min Lin, Chia-Yun Cheng, Chun-Chia Chen, Min-Hao Chiu, Sheng-Jen Wang, P. Chao, Meng-Jye Hu, Fu-Chun Yeh, Shun-Hsiang Chuang, Hsiu-Yi Lin, Ming-Long Wu, Che-Hong Chen, Chung-Hung Tsai

引用次数: 17

A 5mW multi-standard Bluetooth LE/IEEE 802.15.6 SoC for WBAN applications 5mW多标准蓝牙LE/IEEE 802.15.6 SoC，用于WBAN应用

ESSCIRC 2014 - 40th European Solid State Circuits Conference (ESSCIRC) Pub Date : 2014-11-03 DOI: 10.1109/ESSCIRC.2014.6942077

Gabriele Devita, A. Wong, M. Dawkins, K. Glaros, U. Kiani, Franco Lauria, V. Madaka, O. Omeni, J. Schiff, A. Vasudevan, L. Whitaker, S. Yu, A. Burdett

引用次数: 22

A fully integrated Class-D amplifier in 40nm CMOS with dynamic cascode bias and load current sensing 一个完全集成的d类放大器在40nm CMOS具有动态级联码偏置和负载电流传感

ESSCIRC 2014 - 40th European Solid State Circuits Conference (ESSCIRC) Pub Date : 2014-11-03 DOI: 10.1109/ESSCIRC.2014.6942086

V. Binet, F. Amiard, E. Allier, S. Valcin, A. Nagari

引用次数: 0

A 0.21-V minimum input, 73.6% maximum efficiency, fully integrated voltage boost converter with MPPT for low-voltage energy harvesters 一个0.21 v的最小输入，73.6%的最高效率，完全集成电压升压转换器与MPPT低压能量采集器

ESSCIRC 2014 - 40th European Solid State Circuits Conference (ESSCIRC) Pub Date : 2014-11-03 DOI: 10.1109/ESSCIRC.2014.6942070

Toshihiro Ozaki, T. Hirose, T. Nagai, Keishi Tsubaki, N. Kuroki, M. Numa

引用次数: 16

A 40MHz-BW 35fJ/step-FoM nonlinearity-cancelling two-step ADC with dual-input VCO-based quantizer 40MHz-BW 35fJ/步进非线性对消两步ADC，双输入vco量化器

ESSCIRC 2014 - 40th European Solid State Circuits Conference (ESSCIRC) Pub Date : 2014-11-03 DOI: 10.1109/ESSCIRC.2014.6942022

Peng Zhu, Xinpeng Xing, G. Gielen

引用次数: 13

A 3D-integrated 25Gbps silicon photonics receiver in PIC25G and 65nm CMOS technologies 采用PIC25G和65nm CMOS技术的3d集成25Gbps硅光子接收器

ESSCIRC 2014 - 40th European Solid State Circuits Conference (ESSCIRC) Pub Date : 2014-11-03 DOI: 10.1109/ESSCIRC.2014.6942039

E. Temporiti, Gabriele Minoia, M. Repossi, D. Baldi, A. Ghilioni, F. Svelto

引用次数: 30

A neural recorder IC with HV input multiplexer for voltage and current stimulation with 18V compliance 一种具有高压输入多路复用器的神经记录IC，用于电压和电流刺激，符合18V

ESSCIRC 2014 - 40th European Solid State Circuits Conference (ESSCIRC) Pub Date : 2014-11-03 DOI: 10.1109/ESSCIRC.2014.6942032

U. Bihr, J. Anders, J. Rickert, M. Schuettler, A. Moeller, K. Boven, J. Becker, M. Ortmanns

引用次数: 13

Ultra Low Power short range radios: Covering the last mile of the IoT 超低功率短距离无线电:覆盖物联网的最后一英里

ESSCIRC 2014 - 40th European Solid State Circuits Conference (ESSCIRC) Pub Date : 2014-11-03 DOI: 10.1109/ESSCIRC.2014.6942020

K. Philips

引用次数: 21