2002 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.02CH37302)最新文献_第7页

Programmable termination for CML I/O's in high speed CMOS transceivers 高速CMOS收发器中CML I/O的可编程终止

2002 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.02CH37302) Pub Date : 2002-06-13 DOI: 10.1109/VLSIC.2002.1015049

S. Ramaswamy, V. Gupta, P. Landman, B. Parthasarathy, R. Gu, A. Yee, L. Dyson, S. Wu, W. Lee

引用次数: 0

A 110 nm 512 Mb DDR DRAM with vertical transistor trench cell 一种110 nm 512 Mb DDR DRAM垂直晶体管沟槽电池

2002 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.02CH37302) Pub Date : 2002-06-13 DOI: 10.1109/VLSIC.2002.1015059

S. Wuensche, M. Jacunski, H. Streif, A. Sturm, J. Morrish, M. Roberge, M. Clark, T. Nostrand, E. Stahl, S. Lewis, J. Heath, M. Wood, T. Vogelsang, E. Thoma, J. Gabric, M. Kleiner, M. Killian, P. Poechmueller, W. Mueller, G. Bronner

引用次数: 1

A CMOS single-chip direct conversion satellite receiver for digital broadcasting system 一种用于数字广播系统的CMOS单片机直接转换卫星接收机

2002 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.02CH37302) Pub Date : 2002-06-13 DOI: 10.1109/VLSIC.2002.1015094

Boeun Kim, Seyeob Kim, Tae-Ju Lee, Jin-Kyu Lim, Young-jin Kim, M. Jeong, K. Kim, Sung-Uk Kim, Sung-Ho Park, B. Ko

引用次数: 14

Enabling high-performance mixed-signal system-on-a-chip (SoC) in high performance logic CMOS technology 在高性能逻辑CMOS技术中实现高性能混合信号片上系统(SoC)

2002 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.02CH37302) Pub Date : 2002-06-13 DOI: 10.1109/VLSIC.2002.1015074

L. Franca-Neto, P. Pardy, M. P. Ly, R. Rangel, S. Suthar, T. Syed, B. Bloechel, S. Lee, C. Burnett, D. Cho, D. Kau, A. Fazio, K. Soumyanath

{"title":"Enabling high-performance mixed-signal system-on-a-chip (SoC) in high performance logic CMOS technology","authors":"L. Franca-Neto, P. Pardy, M. P. Ly, R. Rangel, S. Suthar, T. Syed, B. Bloechel, S. Lee, C. Burnett, D. Cho, D. Kau, A. Fazio, K. Soumyanath","doi":"10.1109/VLSIC.2002.1015074","DOIUrl":"https://doi.org/10.1109/VLSIC.2002.1015074","url":null,"abstract":"Presents a technique to enable the integration of sensitive analog circuits with a Pentium class microprocessor, on a lossy substrate that sees 190 mVrms of equivalent noise at the center of the die. Measurement results of substrate noise on a Pentium 4/spl reg/ 1 GHz processor show that we can exploit the spectral content of this noise, and use appropriately tuned analog amplification to limit the isolation requirements to 70 dB. By using a combination of measurement and field solver results, we show that a minimal process enhancement (i.e. a deep nwell) will yield 50 dB of isolation. We use measured mismatch data and analysis to conclude that the remaining 20 dB can be achieved by symmetric matched layouts and fully differential circuit topologies. We describe two deep nwell biasing techniques (substrate noise trapping and floating deep nwell) to realize the 50 dB on-die isolation. Finally, we use measurements to show that the deep nwell does not adversely impact the high frequency performance of 140 nm logic CMOS devices.","PeriodicalId":162493,"journal":{"name":"2002 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.02CH37302)","volume":"80 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2002-06-13","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"125127335","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 41

Technology trends of high-definition digital still camera systems 高清数码相机系统的技术发展趋势

2002 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.02CH37302) Pub Date : 2002-06-13 DOI: 10.1109/VLSIC.2002.1015056

H. Tamayama, K. Ito, T. Nishimura

引用次数: 9

A floating-gate trimmed, 14-bit, 250 Ms/s digital-to-analog converter in standard 0.25 /spl mu/m CMOS 一个浮动门修整，14位，250毫秒/秒的数模转换器在标准的0.25 /spl μ m CMOS

2002 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.02CH37302) Pub Date : 2002-06-13 DOI: 10.1109/VLSIC.2002.1015118

J. Hyde, T. Humes, C. Diorio, M. Thomas, M. Figueroa

引用次数: 13

An accurate and efficient analysis method for multi-Gb/s chip-to-chip signaling schemes 一种准确、高效的多gb /s片间信令方案分析方法

2002 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.02CH37302) Pub Date : 2002-06-13 DOI: 10.1109/VLSIC.2002.1015043

B. Casper, Matthew Haycock, R. Mooney

引用次数: 221

A 1.2 Gbps CMOS DFE receiver with the extended sampling time window for application to the SSTL channel 具有扩展采样时间窗的1.2 Gbps CMOS DFE接收器，适用于SSTL通道

2002 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.02CH37302) Pub Date : 2002-06-13 DOI: 10.1109/VLSIC.2002.1015055

Y. Sohn, Seungsoo Bae, Hong-June Park, Sooin Cho

引用次数: 25

A 1-V 2.5-mW 5.2-GHz frequency divider in a 0.35-/spl mu/m CMOS process 1 v 2.5 mw 5.2 ghz分频器，0.35-/spl mu/m CMOS工艺

2002 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.02CH37302) Pub Date : 2002-06-13 DOI: 10.1109/VLSIC.2002.1015081

J. Wong, V. Cheung, H. Luong

引用次数: 19

A low power 200 MHz receiver for wireless hearing aid devices 用于无线助听器设备的低功耗200mhz接收器

2002 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.02CH37302) Pub Date : 2002-06-13 DOI: 10.3929/ETHZ-A-004319590

A. Deiss, Qiuting Huang

引用次数: 12