发布求助
文献互助 智能选刊 最新文献

2015 IEEE Hot Chips 27 Symposium (HCS)最新文献

筛选
英文 中文
Deep learning & convolutional networks 深度学习和卷积网络
2015 IEEE Hot Chips 27 Symposium (HCS) Pub Date : 2015-08-01 DOI: 10.1109/HOTCHIPS.2015.7477328
{"title":"Deep learning & convolutional networks","authors":"","doi":"10.1109/HOTCHIPS.2015.7477328","DOIUrl":"https://doi.org/10.1109/HOTCHIPS.2015.7477328","url":null,"abstract":"This article consists of a collection of slides from the author's conference presentation. Take Home Messages: Deep Learning is enabling a new wave of applications; Deep Learning and Convolutional Nets are widely deployed; We need hardware (and software) for embedded applications; But we are still far from building truly intelligent machines.","PeriodicalId":6666,"journal":{"name":"2015 IEEE Hot Chips 27 Symposium (HCS)","volume":"25 1","pages":"1-95"},"PeriodicalIF":0.0,"publicationDate":"2015-08-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"74767155","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 47
MIAOW: An open source GPGPU 一个开源的GPGPU
2015 IEEE Hot Chips 27 Symposium (HCS) Pub Date : 2015-08-01 DOI: 10.1109/HOTCHIPS.2015.7477460
Vinay Gangadhar, Raghuraman Balasubramanian, M. Drumond, Ziliang Guo, J. Menon, Cherin Joseph, Robin Prakash, Sharath Prasad, Pradip Vallathol, K. Sankaralingam
{"title":"MIAOW: An open source GPGPU","authors":"Vinay Gangadhar, Raghuraman Balasubramanian, M. Drumond, Ziliang Guo, J. Menon, Cherin Joseph, Robin Prakash, Sharath Prasad, Pradip Vallathol, K. Sankaralingam","doi":"10.1109/HOTCHIPS.2015.7477460","DOIUrl":"https://doi.org/10.1109/HOTCHIPS.2015.7477460","url":null,"abstract":"This article consists of a collection of slides from the authors' conference presentation. MIAOW is a credible GPGPU implementation. Compatible with AMD Southern Islands ISA. Runs OpenCL programs and prototyped on FPGA. Similar design to industry state-of-art. Similar performance to industry state-of-art. Flexible and Extendable. MIOAW's hardware design is Open Source. Contributes to changing hardware landscape.","PeriodicalId":6666,"journal":{"name":"2015 IEEE Hot Chips 27 Symposium (HCS)","volume":"9 1","pages":"1-43"},"PeriodicalIF":0.0,"publicationDate":"2015-08-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"73041761","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 4
Atom™ - x5/x7 Series processor, codenamed Cherry Trail Atom™- x5/x7系列处理器，代号Cherry Trail
2015 IEEE Hot Chips 27 Symposium (HCS) Pub Date : 2015-08-01 DOI: 10.1109/HOTCHIPS.2015.7477470
S. Tu
{"title":"Atom™ - x5/x7 Series processor, codenamed Cherry Trail","authors":"S. Tu","doi":"10.1109/HOTCHIPS.2015.7477470","DOIUrl":"https://doi.org/10.1109/HOTCHIPS.2015.7477470","url":null,"abstract":"","PeriodicalId":6666,"journal":{"name":"2015 IEEE Hot Chips 27 Symposium (HCS)","volume":"5 1","pages":"1-28"},"PeriodicalIF":0.0,"publicationDate":"2015-08-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"80119081","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 5
Lagopus FPGA -- A reprogrammable data plane for high-performance software SDN switches Lagopus FPGA——用于高性能软件SDN交换机的可重新编程数据平面
2015 IEEE Hot Chips 27 Symposium (HCS) Pub Date : 2015-08-01 DOI: 10.1109/HOTCHIPS.2015.7477471
K. Yamazaki, Yoshihiro Nakajima, T. Hatano, A. Miyazaki
{"title":"Lagopus FPGA -- A reprogrammable data plane for high-performance software SDN switches","authors":"K. Yamazaki, Yoshihiro Nakajima, T. Hatano, A. Miyazaki","doi":"10.1109/HOTCHIPS.2015.7477471","DOIUrl":"https://doi.org/10.1109/HOTCHIPS.2015.7477471","url":null,"abstract":"This article consists of one slide from the authors' conference presentation. Some of the topics discussed include: What is SDN and why?; What is Lagopus vSwitch?; Packet processing on multi-core CPUs; Issues of CPU centralized processing; Designing concept and architecture; FPGA flow classification & dispatch empowered by SDNet and flow director; Performance vs. Power Dissipation; and Demonstration.","PeriodicalId":6666,"journal":{"name":"2015 IEEE Hot Chips 27 Symposium (HCS)","volume":"23 1 1","pages":"1-1"},"PeriodicalIF":0.0,"publicationDate":"2015-08-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"82921922","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 5
Current trends for hardware and software developers 硬件和软件开发人员的当前趋势
2015 IEEE Hot Chips 27 Symposium (HCS) Pub Date : 2015-08-01 DOI: 10.1109/HOTCHIPS.2015.7477324
Vrajesh Bhavsar
{"title":"Current trends for hardware and software developers","authors":"Vrajesh Bhavsar","doi":"10.1109/HOTCHIPS.2015.7477324","DOIUrl":"https://doi.org/10.1109/HOTCHIPS.2015.7477324","url":null,"abstract":"","PeriodicalId":6666,"journal":{"name":"2015 IEEE Hot Chips 27 Symposium (HCS)","volume":"69 1","pages":"1-36"},"PeriodicalIF":0.0,"publicationDate":"2015-08-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"80360840","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 1
Intel® Xeon® Processor D: The First Xeon processor optimized for dense solutions 英特尔®至强®处理器D:第一款针对密集解决方案优化的至强处理器
2015 IEEE Hot Chips 27 Symposium (HCS) Pub Date : 2015-08-01 DOI: 10.1109/HOTCHIPS.2015.7477468
D. Nagaraj, C. Gianos
{"title":"Intel® Xeon® Processor D: The First Xeon processor optimized for dense solutions","authors":"D. Nagaraj, C. Gianos","doi":"10.1109/HOTCHIPS.2015.7477468","DOIUrl":"https://doi.org/10.1109/HOTCHIPS.2015.7477468","url":null,"abstract":"This article consists of a collection of slides from the authors' conference presentation. Conclusions: Broadwell-DE brings Xeon class performance and capabilities to dense solutions with higher power efficiency; Focused engineering to co-optimize the platform and SoC to achieve density and power targets; Rich feature set across Virtualization, Security RAS and Power Management; New optimization choices for Hyperscale cloud environments, Networking and for dense, low power storage solutions; Delivers up to 3.4X the performance and up to 1.7X perf/watt over the 22nm Atom C2000 SoC family.","PeriodicalId":6666,"journal":{"name":"2015 IEEE Hot Chips 27 Symposium (HCS)","volume":"54 1","pages":"1-22"},"PeriodicalIF":0.0,"publicationDate":"2015-08-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"90725406","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 6
A scalable heterogeneous multicore architecture for ADAS: Presented at HOT CHIPS: A symposium on high performance chips Flint Center, Cupertino, CA 用于ADAS的可扩展异构多核架构:在HOT CHIPS上提出:高性能芯片弗林特中心研讨会，库比蒂诺，CA
2015 IEEE Hot Chips 27 Symposium (HCS) Pub Date : 2015-08-01 DOI: 10.1109/HOTCHIPS.2015.7477330
Z. Nikolic, R. Venkatasubramanian, Jason A. T. Jones, Peter Labaziewicz
{"title":"A scalable heterogeneous multicore architecture for ADAS: Presented at HOT CHIPS: A symposium on high performance chips Flint Center, Cupertino, CA","authors":"Z. Nikolic, R. Venkatasubramanian, Jason A. T. Jones, Peter Labaziewicz","doi":"10.1109/HOTCHIPS.2015.7477330","DOIUrl":"https://doi.org/10.1109/HOTCHIPS.2015.7477330","url":null,"abstract":"This article consists of a collection of slides from the author's conference presentation. Agenda items include: highlight challenges of implementing Advanced Driver Assistance Systems (ADAS) in embedded systems; Discuss ADAS system options and compromises; High level overview of TDAx SOC; Mapping ADAS use cases to devices from TDAx SOC families.","PeriodicalId":6666,"journal":{"name":"2015 IEEE Hot Chips 27 Symposium (HCS)","volume":"40 1","pages":"1-32"},"PeriodicalIF":0.0,"publicationDate":"2015-08-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"80538982","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 6
Makers from Hobbyists to professionals 从业余爱好者到专业人士
2015 IEEE Hot Chips 27 Symposium (HCS) Pub Date : 2015-08-01 DOI: 10.1109/HOTCHIPS.2015.7477320
C. Nitta
{"title":"Makers from Hobbyists to professionals","authors":"C. Nitta","doi":"10.1109/HOTCHIPS.2015.7477320","DOIUrl":"https://doi.org/10.1109/HOTCHIPS.2015.7477320","url":null,"abstract":"This article consists of a collection of slides from the author's conference presentation. He introduces the tutorial agenda: Maker Trends: The Path of Least Resistance Peter Dokter, SparkFun; IoT Device Development Challenges and Solutions Venkat Mattela and Sailaja Dharani, Redpine Signals; lmplementing Software Defined Radio on the Parallella Andreas Olofsson, Adapteva; Current Trends for Hardware & Software Developers Vrajesh Bhavsar, ARM.","PeriodicalId":6666,"journal":{"name":"2015 IEEE Hot Chips 27 Symposium (HCS)","volume":"44 1","pages":"1-5"},"PeriodicalIF":0.0,"publicationDate":"2015-08-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"88409215","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 1
The ARM® Mali-T880 Mobile GPU ARM®Mali-T880移动GPU
2015 IEEE Hot Chips 27 Symposium (HCS) Pub Date : 2015-08-01 DOI: 10.1109/HOTCHIPS.2015.7477462
Ian Bratt
{"title":"The ARM® Mali-T880 Mobile GPU","authors":"Ian Bratt","doi":"10.1109/HOTCHIPS.2015.7477462","DOIUrl":"https://doi.org/10.1109/HOTCHIPS.2015.7477462","url":null,"abstract":"This article consists of a collection of slides from the author's conference presentation. Mali-T880 Conclusion: Tile-based deferred rasterization with hierarchical tiling; Pipelined rendering, overlapping vertex processing and tiling from one frame, with fragment processing from the previous frame; Scalable from 1->16 shader cores, serving several markets; On-chip network enables ease of scalability; Integrated MMU and fixed-function Tiler; A pixel/cycle shader core serves as the fundamental building block, supporting simultaneous vertex and fragment shading; Designed from the ground up for power management; Multiple BW saving techniques, including Transaction Elimination, ARM Frame Buffer Compression, and Adaptive Scalable Texture Compression.","PeriodicalId":6666,"journal":{"name":"2015 IEEE Hot Chips 27 Symposium (HCS)","volume":"60 1","pages":"1-27"},"PeriodicalIF":0.0,"publicationDate":"2015-08-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"85995874","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 10
UltraScale+ MPSoC and FPGA families UltraScale+ MPSoC和FPGA系列
2015 IEEE Hot Chips 27 Symposium (HCS) Pub Date : 2015-08-01 DOI: 10.1109/HOTCHIPS.2015.7477457
V. Boppana, Sagheer Ahmad, I. Ganusov, Vinod Kathail, V. Rajagopalan, Ralph Wittig
{"title":"UltraScale+ MPSoC and FPGA families","authors":"V. Boppana, Sagheer Ahmad, I. Ganusov, Vinod Kathail, V. Rajagopalan, Ralph Wittig","doi":"10.1109/HOTCHIPS.2015.7477457","DOIUrl":"https://doi.org/10.1109/HOTCHIPS.2015.7477457","url":null,"abstract":"This article consists of a collection of slides from the authors' conference presentation. Zynq UltraScale+ MPSoC: 2nd Generation SoC from Xilinx - Applications processing, Real-time, Graphics, Video, Serial connectivity - Power management, Safety, Security - SDSoC: Full system optimizing compiler; More than Moore: Architectural innovation - 3x CPU performance and 4.5x memory bandwidth (SoC) -UltraScale+ fabric: 60% higher performance, 2.5x performance/watt (FPGA) - 3rd generation of silicon interposer technology (3D IC); Taped out in Jun 2015 on TSMC 16FF+ - Significant power and performance benefits with 3D FinFet transistors - Diverse SW and systems running on multiple platforms today.","PeriodicalId":6666,"journal":{"name":"2015 IEEE Hot Chips 27 Symposium (HCS)","volume":"145 1","pages":"1-37"},"PeriodicalIF":0.0,"publicationDate":"2015-08-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"81487264","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 32
首页 上一页 下一页 尾页
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整，为了账户安全，请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
请完成安全验证×
相关产品
×
本文献相关产品
联系我们：info@booksci.cn Book学术提供免费学术资源搜索服务，方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号：481959085
Book学术官方微信