IEEE International Solid-State Circuits Conference, 1989 ISSCC. Digest of Technical Papers最新文献_第5页

A reconfigurable DMOS control chip for an electronic typewriter 一种用于电子打字机的可重构DMOS控制芯片

IEEE International Solid-State Circuits Conference, 1989 ISSCC. Digest of Technical Papers Pub Date : 1989-02-15 DOI: 10.1109/ISSCC.1989.48259

G. Pietrobon, D. Rossi

引用次数: 3

Trimming analog circuits using floating-gate analog MOS memory 利用浮门模拟MOS存储器修整模拟电路

IEEE International Solid-State Circuits Conference, 1989 ISSCC. Digest of Technical Papers Pub Date : 1989-02-15 DOI: 10.1109/ISSCC.1989.48260

L. Carley

引用次数: 127

A 20 MIPS sustained 32 b CMOS microprocessor with 64 b data bus 一个20 MIPS持续32b CMOS微处理器与64b数据总线

IEEE International Solid-State Circuits Conference, 1989 ISSCC. Digest of Technical Papers Pub Date : 1989-02-15 DOI: 10.1109/ISSCC.1989.48192

N. Jouppi, J.Y.-F. Tang, J. Dion

引用次数: 4

A 13-bit, 160 kHz, differential analog to digital converter 一个13位，160千赫，差分模拟数字转换器

IEEE International Solid-State Circuits Conference, 1989 ISSCC. Digest of Technical Papers Pub Date : 1989-02-15 DOI: 10.1109/ISSCC.1989.48216

S. Ramet

引用次数: 5

A 209 k-transistor ECL gate array with RAM 带有RAM的209k晶体管ECL门阵列

IEEE International Solid-State Circuits Conference, 1989 ISSCC. Digest of Technical Papers Pub Date : 1989-02-15 DOI: 10.1109/ISSCC.1989.48252

H. Satoh, T. Nishimura, M. Tatsuki, A. Ohba, S. Hine, K. Sakaue, Y. Kuramitsu

引用次数: 8

A digital video signal processor for color image sensors 用于彩色图像传感器的数字视频信号处理器

IEEE International Solid-State Circuits Conference, 1989 ISSCC. Digest of Technical Papers Pub Date : 1989-02-15 DOI: 10.1109/ISSCC.1989.48240

L. D'Luna, K. Parulski, T.J. Kenney, R. H. Hibbard, R. Guidash, P. R. Shelley, W.A. Cook, G.W. Brown, T. Tredwell

引用次数: 11

A 1 Mb flash EEPROM 1mb的EEPROM

IEEE International Solid-State Circuits Conference, 1989 ISSCC. Digest of Technical Papers Pub Date : 1989-02-15 DOI: 10.1109/ISSCC.1989.48211

R. Cernea, G. Samachisa, C. Su, Hui-Fang Tsai, Y. Kao, C. Wang, Y.S. Chen, A. Renninger, T. Wong, J. Brennan, J. Haines

引用次数: 9

A single-chip 16-bit 25 ns realtime video/image signal processor 单片16位25ns实时视频/图像信号处理器

IEEE International Solid-State Circuits Conference, 1989 ISSCC. Digest of Technical Papers Pub Date : 1989-02-15 DOI: 10.1109/ISSCC.1989.48246

K. Kikuchi, Y. Nukada, Y. Aoki, T. Kanou, Y. Endo, T. Nishitani

引用次数: 26

A 50 MIPS (peak) 32/64 b microprocessor 一个50 MIPS(峰值)32/ 64b微处理器

IEEE International Solid-State Circuits Conference, 1989 ISSCC. Digest of Technical Papers Pub Date : 1989-02-15 DOI: 10.1109/ISSCC.1989.48185

R. Conrad, R. Devlin, D. Dobberpuhl, B. Gieseke, R. Heye, G. Hoeppner, J. Kowaleski, M. Ladd, J. Montanaro, S. Morris, R. Stamm, H. Tumblin, R. Witek

{"title":"A 50 MIPS (peak) 32/64 b microprocessor","authors":"R. Conrad, R. Devlin, D. Dobberpuhl, B. Gieseke, R. Heye, G. Hoeppner, J. Kowaleski, M. Ladd, J. Montanaro, S. Morris, R. Stamm, H. Tumblin, R. Witek","doi":"10.1109/ISSCC.1989.48185","DOIUrl":"https://doi.org/10.1109/ISSCC.1989.48185","url":null,"abstract":"An RISC (reduced-instruction-set-computer) microprocessor is described that, subject to data dependencies, can issue one 32-b instruction every 20-ns cycle to achieve peak performance of 50 MIPS (million instructions per second) for worst-case process and operating conditions. The chip includes a 64-b by 32-b general-purpose register file, a 22-b by 32-b privileged-register file, a 1 kB eight-way-associative virtual instruction cache, a 2-kB direct-mapped write-through physical data cache, an 8-entry fully associative instruction address translation buffer, a 32-entry fully associative data address translation buffer, a 10-entry by 64-b output data FIFO, 3-entry by 64-b instruction input FIFO, a 2-entry by 64-b data input FIFO, hardware support for multiprocessing, and a heavily pipelined integer execution unit. Although the execution unit has a 32-b datapath, the data cache, external interface, and register file are organized by 64 b to maximize data transfer rates and to allow single-cache issue of all double-precision instructions. The chip is fabricated in a 1.5- mu m drawn n-well double-metal CMOS process. It contains 294353 transistors, of which 135680 are in the cache arrays, measures 14.5 mm*9.5 mm, and is mounted in a 224-pin surface-mount leaded chip carrier. Power dissipation is 9 W at a 20 ns cycle time.<<ETX>>","PeriodicalId":385838,"journal":{"name":"IEEE International Solid-State Circuits Conference, 1989 ISSCC. Digest of Technical Papers","volume":"1 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1989-02-15","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"124683933","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 8

A 16 kb ferroelectric nonvolatile memory with a bit parallel architecture 具有位并行结构的16kb铁电非易失性存储器

IEEE International Solid-State Circuits Conference, 1989 ISSCC. Digest of Technical Papers Pub Date : 1989-02-15 DOI: 10.1109/ISSCC.1989.48273

R. Womack, Donald E Tolsch

引用次数: 43