8th International Symposium on Power Semiconductor Devices and ICs. ISPSD '96. Proceedings最新文献

筛选
英文 中文
Light triggered 8 kV thyristors with a new type of integrated breakover diode 采用新型集成导通二极管的8千伏光触发晶闸管
H. Schulze, M. Ruff, B. Baur, F. Pfirsch, H. Kabza, U. Kellner
{"title":"Light triggered 8 kV thyristors with a new type of integrated breakover diode","authors":"H. Schulze, M. Ruff, B. Baur, F. Pfirsch, H. Kabza, U. Kellner","doi":"10.1109/ISPSD.1996.509480","DOIUrl":"https://doi.org/10.1109/ISPSD.1996.509480","url":null,"abstract":"Light triggered 8 kV thyristors with a new type of integrated breakover diode were fabricated. This breakover diode is realized by a well-defined curvature of the junction between the p-base and the n-base. For this purpose, a \"masked\" Al diffusion is used. Five amplifying gate stages guarantee a safe turn-on behavior also in the case of overvoltage triggering. Additionally, a novel resistor structure, which is also controlled by the masked Al diffusion, was integrated between the amplifying gate stages.","PeriodicalId":377997,"journal":{"name":"8th International Symposium on Power Semiconductor Devices and ICs. ISPSD '96. Proceedings","volume":"133 2","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1996-05-20","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"131957456","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 14
High-energy Al implantation techniques for power semiconductor devices 功率半导体器件的高能铝注入技术
Jai Ho Choi, K. Saito, T. Yokota, A. Watanabe
{"title":"High-energy Al implantation techniques for power semiconductor devices","authors":"Jai Ho Choi, K. Saito, T. Yokota, A. Watanabe","doi":"10.1109/ISPSD.1996.509479","DOIUrl":"https://doi.org/10.1109/ISPSD.1996.509479","url":null,"abstract":"A high-energy Al implantation technique has been developed for the fabrication of high-power semiconductor devices. By using an implantation energy of 0.5 MeV or higher with a dosage of 1/spl times/10/sup 15/ atoms/cm/sup 2/, we obtained a p-region profile without using a film to prevent out-diffusion.","PeriodicalId":377997,"journal":{"name":"8th International Symposium on Power Semiconductor Devices and ICs. ISPSD '96. Proceedings","volume":"1 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1996-05-20","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"129712334","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
A 0.8 /spl mu/m high voltage IC using newly designed 600 V lateral IGBT on thick buried-oxide SOI 在厚埋氧化物SOI上采用新设计的600v横向IGBT的0.8 /spl mu/m高压集成电路
K. Watabe, H. Akiyama, T. Terashima, S. Nobuto, M. Yamawaki, T. Hirao
{"title":"A 0.8 /spl mu/m high voltage IC using newly designed 600 V lateral IGBT on thick buried-oxide SOI","authors":"K. Watabe, H. Akiyama, T. Terashima, S. Nobuto, M. Yamawaki, T. Hirao","doi":"10.1109/ISPSD.1996.509469","DOIUrl":"https://doi.org/10.1109/ISPSD.1996.509469","url":null,"abstract":"We have demonstrated that the developed process has a breakdown voltage of higher than 600 V with use of thick buried-oxide and thin SOI. From both experiments and simulations, the cylindrical structure in the LIGBTs shows the best performance; it improves the latch-up tolerance without the increase of on-state voltage. Moreover, the process we have developed is completely compatible with an existing 5 V, 0.8 /spl mu/m CMOS process.","PeriodicalId":377997,"journal":{"name":"8th International Symposium on Power Semiconductor Devices and ICs. ISPSD '96. Proceedings","volume":"26 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1996-05-20","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"129978307","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 7
Design considerations and characteristics of rugged punchthrough (PT) IGBTs with 4.5 kV blocking capability 具有4.5 kV阻断能力的坚固型穿通(PT) igbt的设计考虑和特性
F. Bauer, H. Dettmer, W. Fichtner, H. Lendenmann, T. Stockmeier, U. Thiemann
{"title":"Design considerations and characteristics of rugged punchthrough (PT) IGBTs with 4.5 kV blocking capability","authors":"F. Bauer, H. Dettmer, W. Fichtner, H. Lendenmann, T. Stockmeier, U. Thiemann","doi":"10.1109/ISPSD.1996.509508","DOIUrl":"https://doi.org/10.1109/ISPSD.1996.509508","url":null,"abstract":"A new high voltage IGBT concept with a blocking capability exceeding 4.5 kV is presented in this paper. The device features a conventional planar DMOS cell design. To compensate for the lack of injection enhancement at the cathode, the n-base width is minimized for the required blocking voltage employing a punchthrough design. To avoid the problems related to anode shorts embedded in highly conductive stopping layers, low injection efficiency of the p+emitter at the anode is realized with a homogeneous, transparent emitter layer. The properties of the emitter and buffer layers determine the injection efficiency of the anode and the electrical characteristics of the high voltage IGBTs. Experimental devices were demonstrated switching inductive loads at up to 70 A/cm/sup 2/ at 3 kV without using snubbers. These devices have short circuit ruggedness and endure peak power densities of 2 MW/cm/sup 2/ for several microseconds.","PeriodicalId":377997,"journal":{"name":"8th International Symposium on Power Semiconductor Devices and ICs. ISPSD '96. Proceedings","volume":"12 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1996-05-20","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"114267249","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 19
An analysis and improvement of destruction immunity during reverse recovery for high voltage planar diodes under high dIrr/dt condition 高dIrr/dt条件下高压平面二极管反向恢复破坏抗扰度分析及改进
Y. Tomomatsu, E. Suekawa, T. Enjyoji, M. Takeda, H. Kondoh, H. Hagino, T. Yamada
{"title":"An analysis and improvement of destruction immunity during reverse recovery for high voltage planar diodes under high dIrr/dt condition","authors":"Y. Tomomatsu, E. Suekawa, T. Enjyoji, M. Takeda, H. Kondoh, H. Hagino, T. Yamada","doi":"10.1109/ISPSD.1996.509514","DOIUrl":"https://doi.org/10.1109/ISPSD.1996.509514","url":null,"abstract":"Computer simulation for reverse recovery characteristics of a planar diode revealed that local heating occurred at the corner of the anode even when a surge voltage across the diode was lower than its static breakdown voltage. Analysis for origin of local heating resulted in a design principle for improving destruction immunity of the diode. Diodes designed according to the present principle showed excellent destruction immunity under high dIrr/dt condition.","PeriodicalId":377997,"journal":{"name":"8th International Symposium on Power Semiconductor Devices and ICs. ISPSD '96. Proceedings","volume":"17 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1996-05-20","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"124914892","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 29
Diffused spiral junction termination structure: modeling and realization 扩散螺旋结终端结构:建模与实现
D. Križaj, S. Amon, G. Charitat
{"title":"Diffused spiral junction termination structure: modeling and realization","authors":"D. Križaj, S. Amon, G. Charitat","doi":"10.1109/ISPSD.1996.509492","DOIUrl":"https://doi.org/10.1109/ISPSD.1996.509492","url":null,"abstract":"An innovative junction termination structure for efficient improvement of planar pn junction breakdown properties is studied. It is composed of a high-resistivity layer, connected to the anode junction and winding around it in a spiral fashion. Leakage current through the diffused resistor results in the spread of potential along the spiral resistor and reduction of high electric field at the junction curvature region. An optimized design with decaying spiral width and increasing spacing between the spiral turns leads to close to ideal breakdown voltages as confirmed by device modeling as well as experimental results.","PeriodicalId":377997,"journal":{"name":"8th International Symposium on Power Semiconductor Devices and ICs. ISPSD '96. Proceedings","volume":"531 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1996-05-20","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"123361402","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 4
Punchthrough type GTO with buffer layer and homogeneous low efficiency anode structure 具有缓冲层和均匀低效率阳极结构的穿孔式GTO
S. Eicher, F. Bauer, A. Weber, H. Zeller, W. Fichtner
{"title":"Punchthrough type GTO with buffer layer and homogeneous low efficiency anode structure","authors":"S. Eicher, F. Bauer, A. Weber, H. Zeller, W. Fichtner","doi":"10.1109/ISPSD.1996.509495","DOIUrl":"https://doi.org/10.1109/ISPSD.1996.509495","url":null,"abstract":"A new type of full scale 4.5 kV/3 kA GTO has been developed, fabricated, and electrically characterized. The device utilizes a punchthrough concept with a buffer layer. To avoid the requirement of excessive gate currents for turn-on, the new GTO has a homogeneous anode layer without shorts. The anode has a very low efficiency, which allows efficient extraction of charge during turn-off. With the buffer layer, the new device has a significantly reduced wafer thickness as compared to conventional devices without buffer. This reduces switching as well as on-state losses. The turn-off losses of the best devices were reduced to one third of those of conventional GTOs and, at the same time, the on-state losses were decreased by more than one third.","PeriodicalId":377997,"journal":{"name":"8th International Symposium on Power Semiconductor Devices and ICs. ISPSD '96. Proceedings","volume":"693 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1996-05-20","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"123049605","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 17
EBIC investigation of edge termination techniques for silicon carbide power devices 碳化硅功率器件边缘终端技术的EBIC研究
R. Raghunathan, B. J. Baliga
{"title":"EBIC investigation of edge termination techniques for silicon carbide power devices","authors":"R. Raghunathan, B. J. Baliga","doi":"10.1109/ISPSD.1996.509460","DOIUrl":"https://doi.org/10.1109/ISPSD.1996.509460","url":null,"abstract":"Various edge termination techniques for silicon carbide power devices were investigated for their effectiveness in improving the breakdown characteristics using the Scanning Electron Microscope (SEM) in the Electron Beam Induced Current (EBIC) mode. This paper reports an EBIC analysis of the experimentally obtained results for three termination techniques: (a) Floating Metal field Ring (FMR) (b) REsistive Schottky barrier field Plate (RESP) (c) Argon Ion Implant termination. Argon Ion Implant termination was found to be most effective in spreading the depletion boundary at the surface. EBIC analysis on the RESP terminated diodes revealed that insufficient sheet resistance of the RESP layer caused an early breakdown in these diodes. FMR terminated diodes exhibited spreading of the depletion region beyond that indicated by numerical simulations without surface charge. Simulations performed to study the effect of negative surface charge indicate that a charge density of more than 1/spl times/10/sup 11/ cm/sup -2/ was required to cause substantial spreading of the depletion edge.","PeriodicalId":377997,"journal":{"name":"8th International Symposium on Power Semiconductor Devices and ICs. ISPSD '96. Proceedings","volume":"6 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1996-05-20","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"126820054","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 10
Experimental investigation of high voltage and high current gain of a lateral bipolar transistor based on a lateral DMOS structure 基于横向DMOS结构的横向双极晶体管高电压和高电流增益的实验研究
M. A. Shibib
{"title":"Experimental investigation of high voltage and high current gain of a lateral bipolar transistor based on a lateral DMOS structure","authors":"M. A. Shibib","doi":"10.1109/ISPSD.1996.509483","DOIUrl":"https://doi.org/10.1109/ISPSD.1996.509483","url":null,"abstract":"Experimental results of a lateral high voltage NPN transistor based on a lateral DMOS structure fabricated in a low cost power BiCMOS technology are presented. Common-emitter current gain of typical devices were about 300 for the lateral devices compared to about 100 for a vertical device. The lateral NPN devices had emitter to collector breakdown voltages of 30 and 70 volts depending on the length of the collector region.","PeriodicalId":377997,"journal":{"name":"8th International Symposium on Power Semiconductor Devices and ICs. ISPSD '96. Proceedings","volume":"44 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1996-05-20","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"123163304","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 2
Modeling the thermal transients in automotive power ICs 汽车电源集成电路的热瞬态建模
M. S. Shekar, A. Hartular, B. Wrathall, R.K. Williams
{"title":"Modeling the thermal transients in automotive power ICs","authors":"M. S. Shekar, A. Hartular, B. Wrathall, R.K. Williams","doi":"10.1109/ISPSD.1996.509486","DOIUrl":"https://doi.org/10.1109/ISPSD.1996.509486","url":null,"abstract":"This paper discusses the modeling of the thermal transient at the proximity of a dominant heat source in a 5 V Low Drop Out (LDO) regulator used in an automotive environment. The LDO regulator is designed using a 60 V BCD technology having a 2 /spl mu/m-linewidth and dual layer metal interconnect. A SPICE circuit model using spherical spreading of heat through silicon is developed to predict the transient thermal behavior of the LDO regulator. Simulations indicate a 65 mV drop in the output regulated voltage for a power pulse of 1.4 W through the output power transistor and are in excellent agreement with that obtained from experiments. The design of the thermal generator and the effect of the thermal resistance and capacitance on the output regulated voltage are also discussed.","PeriodicalId":377997,"journal":{"name":"8th International Symposium on Power Semiconductor Devices and ICs. ISPSD '96. Proceedings","volume":"9 2 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1996-05-20","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"129978433","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 1
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
相关产品
×
本文献相关产品
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信