2013 IEEE Asian Solid-State Circuits Conference (A-SSCC)最新文献_第10页

A 346μm2 reference-free sensor interface for highly constrained microsystems in 28nm CMOS 基于28nm CMOS的高约束微系统346μm2无参考传感器接口

2013 IEEE Asian Solid-State Circuits Conference (A-SSCC) Pub Date : 2013-12-23 DOI: 10.1109/ASSCC.2013.6690993

Laura Freyman, D. Fick, D. Blaauw, D. Sylvester, M. Alioto

引用次数: 1

A 2×2 MIMO 802.11 b/g/n WLAN SOC in 55nm CMOS for AP/Router application 用于AP/路由器应用的2×2 MIMO 802.11 b/g/n 55nm CMOS WLAN SOC

2013 IEEE Asian Solid-State Circuits Conference (A-SSCC) Pub Date : 2013-12-23 DOI: 10.1109/ASSCC.2013.6691016

Ying-Yao Lin, Wen-Kai Li, Pi-An Wu, Chih-Lung Chen, Yibin Hsieh, Eric Lu, Edris Rostami, Bryan Huang, Bart Wu, J. Ko, K. Fong, Y. Huang, Chun-Yi Wu, Chia-Hsin Wu, A. Jerng

引用次数: 5

A remotely powered implantable IC for recording mouse local temperature with ±0.09 °C accuracy 用于记录小鼠局部温度的远程供电植入IC，精度为±0.09°C

2013 IEEE Asian Solid-State Circuits Conference (A-SSCC) Pub Date : 2013-12-23 DOI: 10.1109/ASSCC.2013.6690990

M. Ghanad, Michael M. Green, C. Dehollain

引用次数: 10

A temperature variation tolerant 60 GHz Low Noise Amplifier with current compensated bias circuit 一种带电流补偿偏置电路的60 GHz耐温低噪声放大器

2013 IEEE Asian Solid-State Circuits Conference (A-SSCC) Pub Date : 2013-12-23 DOI: 10.1109/ASSCC.2013.6691074

S. Kawai, Tong Wang, T. Mitomo, S. Saigusa

引用次数: 7

A 16Gb/s 3.7mW/Gb/s 8-tap DFE receiver and baud rate CDR with 30kppm tracking bandwidth 16Gb/s 3.7mW/Gb/s 8分接DFE接收机，波特率CDR，跟踪带宽30kppm

2013 IEEE Asian Solid-State Circuits Conference (A-SSCC) Pub Date : 2013-12-23 DOI: 10.1109/ASSCC.2013.6690975

P. Francese, T. Toifl, P. Buchmann, M. Brandli, M. Kossel, C. Menolfi, T. Morf, L. Kull, T. Andersen, A. Cevrero

{"title":"A 16Gb/s 3.7mW/Gb/s 8-tap DFE receiver and baud rate CDR with 30kppm tracking bandwidth","authors":"P. Francese, T. Toifl, P. Buchmann, M. Brandli, M. Kossel, C. Menolfi, T. Morf, L. Kull, T. Andersen, A. Cevrero","doi":"10.1109/ASSCC.2013.6690975","DOIUrl":"https://doi.org/10.1109/ASSCC.2013.6690975","url":null,"abstract":"The circuit presented is a power-efficient implementation of a 16 Gb/s I/O link NRZ receiver in 22 nm CMOS SOI. A CTLE feeds an 8-tap DFE for ISI equalization. The first tap uses digital speculation and the following seven taps are realized with switched-capacitor technique. Timing recovery and control are performed with a Mueller-Müller type-A baud rate CDR. The receiver architecture is half rate and requires only a single phase rotator. In total, six comparators in each even/odd signal path slice recover both data and timing information. The timing information extraction requires four additional comparators per slice in parallel to the two required by the first-tap DFE speculation. The CDR digital section operates at quarter rate and features a low-latency implementation for the timing control loop. At 16 Gb/s, 1 Vppd PRBS31 data transmitted without FFE equalization are recovered error-free (BER <; 10-12) across a PCB channel with 34 dB attenuation at 8 GHz. The measured tracking bandwidth is 30 kppm (16 GHz ±480 MHz), and an amplitude of 3 UIPP is tolerated at 1 MHz sinusoidal jitter. The sinusoidal jitter amplitude tolerance measured at 10 Gb/s is 0.4 UIPP at 10 MHz and remains above 0.2 UIPP up to 1 GHz with PRBS31 data recovered error-free (BER<; 10-12) across a PCB channel with 27 dB attenuation at 5 GHz. The power efficiency is 3.7 mW/Gb/s, including the full-rate clock receiver.","PeriodicalId":296544,"journal":{"name":"2013 IEEE Asian Solid-State Circuits Conference (A-SSCC)","volume":"2002 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2013-12-23","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"125767866","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 5

A 3.66Gb/s 275mW TB-LDPC-CC decoder chip for MIMO broadcasting communications 用于MIMO广播通信的3.66Gb/s 275mW TB-LDPC-CC解码器芯片

2013 IEEE Asian Solid-State Circuits Conference (A-SSCC) Pub Date : 2013-12-23 DOI: 10.1109/ASSCC.2013.6691005

Chih-Lung Chen, Yu-Cheng Lan, Hsie-Chia Chang, Chen-Yi Lee

引用次数: 5

A 15-V, 40-kHz class-D gate driver IC with 62% energy recycling rate 一种15v, 40khz，能量回收率为62%的d类栅极驱动IC

2013 IEEE Asian Solid-State Circuits Conference (A-SSCC) Pub Date : 2013-11-01 DOI: 10.1109/ASSCC.2013.6691061

Taewook Kang, Yoontaek Lee, Myeong-Jae Park, Jaeha Kim

引用次数: 4

Reconfigurable delay cell for area-efficient implementation of on-chip MOSFET monitor schemes 用于片上MOSFET监控方案的面积高效实现的可重构延迟单元

2013 IEEE Asian Solid-State Circuits Conference (A-SSCC) Pub Date : 2013-11-01 DOI: 10.1109/ASSCC.2013.6690998

A. Islam, T. Ishihara, H. Onodera

引用次数: 11

A Universal silicon TV Tuner with a compact synthesizer in 0.18μm CMOS 通用硅电视调谐器，带有0.18μm CMOS的紧凑型合成器

2013 IEEE Asian Solid-State Circuits Conference (A-SSCC) Pub Date : 2013-11-01 DOI: 10.1109/ASSCC.2013.6691051

B. Ong, E. Khoo, Wei Yang, MinJie Wu, Jiqing Cui, S. R. Karri, Junmin Cao, Ming Kong, C. Leow, C. Heng, O. Shana'a

引用次数: 0

A 20-Gb/s optical receiver with integrated photo detector in 40-nm CMOS 20gb /s光接收器，集成40纳米CMOS光检测器

2013 IEEE Asian Solid-State Circuits Conference (A-SSCC) Pub Date : 2013-11-01 DOI: 10.1109/ASSCC.2013.6691023

Shih-Hao Huang, Wei-Zen Chen

引用次数: 11